Enhanced interleaved multithreaded multiprocessors and their performance analysis

Zuberek, W. M. (2004) Enhanced interleaved multithreaded multiprocessors and their performance analysis. In: Fourth International Conference on Application of Concurrency to System Design, 2004. ACSD 2004, June 16-18, 2004, Hamilton, Ontario, Canada, Canada.

[img] [English] PDF (The version available in this research repository is a postprint. It has the same peer-reviewed content as the published version, but lacks publisher layout and branding.) - Accepted Version
Available under License Creative Commons Attribution Non-commercial.

Download (170kB)


In interleaved multithreading, the thread changes in each processor cycle, consecutive instructions are issued from different threads, and no data dependencies can stall the pipeline. Enhanced interleaved multithreading maintains a number of additional threads which are used to replace an active thread when it initiates a long-latency operation. Instruction issuing slots, which are lost in pure interleaved multithreading are thus used by instructions from the new thread. The paper studies performance improvements due to enhanced multithreading by analyzing a timed Petri net model of an enhanced multithreaded architecture at the instruction execution level.

Item Type: Conference or Workshop Item (Paper)
URI: http://research.library.mun.ca/id/eprint/14583
Item ID: 14583
Department(s): Science, Faculty of > Computer Science
Date: 18 June 2004
Date Type: Completion
Digital Object Identifier (DOI): http://dx.doi.org/10.1109/CSD.2004.1309111
Related URLs:

Actions (login required)

View Item View Item


Downloads per month over the past year

View more statistics