Performance Modeling of Multithreaded Distributed Memory Architectures

Zuberek, W. M. (2000) Performance Modeling of Multithreaded Distributed Memory Architectures. In: Hardware Design and Petri Nets. Springer, Boston, MA., pp. 311-331. ISBN 9781475731439

[English] PDF - Published Version Available under License Creative Commons Attribution Non-commercial. Download (234kB)

Abstract

In multithreaded distributed memory architectures, long—latency memory operations and synchronization delays are tolerated by suspending the execution of the current thread and switching to another thread, which is executed concurrently with the long—latency operation of the suspended thread. Timed Petri nets are used to model several multithreaded architectures at the instruction and thread levels. Model evaluation results are presented to illustrate the influence of different model parameters on the performance of the system.

Actions (login required)

View Item