Analog design for manufacturability: lithography-aware analog layout retargeting

Dong, Xuan (2017) Analog design for manufacturability: lithography-aware analog layout retargeting. Doctoral (PhD) thesis, Memorial University of Newfoundland.

[img] [English] PDF - Accepted Version
Available under License - The author retains copyright ownership and moral rights in this thesis. Neither the thesis nor substantial extracts from it may be printed or otherwise reproduced without the author's permission.

Download (4MB)


As transistor sizes shrink over time in the advanced nanometer technologies, lithography effects have become a dominant contributor of integrated circuit (IC) yield degradation. Random manufacturing variations, such as photolithographic defect or spot defect, may cause fatal functional failures, while systematic process variations, such as dose fluctuation and defocus, can result in wafer pattern distortions and in turn ruin circuit performance. This dissertation is focused on yield optimization at the circuit design stage or so-called design for manufacturability (DFM) with respect to analog ICs, which has not yet been sufficiently addressed by traditional DFM solutions. On top of a graph-based analog layout retargeting framework, in this dissertation the photolithographic defects and lithography process variations are alleviated by geometrical layout manipulation operations including wire widening, wire shifting, process variation band (PV-band) shifting, and optical proximity correction (OPC). The ultimate objective of this research is to develop efficient algorithms and methodologies in order to achieve lithography-robust analog IC layout design without circuit performance degradation.

Item Type: Thesis (Doctoral (PhD))
Item ID: 12951
Additional Information: Includes bibliographical references (pages 131-138).
Keywords: lithography effects, analog layout retargeting, spot defects, optical proximity correction, process variation, deterministic circuit sizing
Department(s): Engineering and Applied Science, Faculty of
Date: October 2017
Date Type: Submission
Library of Congress Subject Heading: Integrated circuits--Design and construction; Integrated circuits--Defects.

Actions (login required)

View Item View Item


Downloads per month over the past year

View more statistics