On-line reconfiguration of systolic arrays

Singh, Karunesh Pratap (1992) On-line reconfiguration of systolic arrays. Masters thesis, Memorial University of Newfoundland.

[img] [English] PDF (Migrated (PDF/A Conversion) from original format: (application/pdf)) - Accepted Version
Available under License - The author retains copyright ownership and moral rights in this thesis. Neither the thesis nor substantial extracts from it may be printed or otherwise reproduced without the author's permission.

Download (6Mb)
  • [img] [English] PDF - Accepted Version
    Available under License - The author retains copyright ownership and moral rights in this thesis. Neither the thesis nor substantial extracts from it may be printed or otherwise reproduced without the author's permission.
    (Original Version)

Abstract

Various existing reconfiguration algorithms for array processors cannot be used efficiently for on-line reconfiguration of the array because they require a central processor to initiate and control the reconfiguration. In addition, most of the existing algorithms assume that the switching network is operationally fault-free. -- This report presents an on-line reconfiguration scheme for array processors. The proposed algorithm can tolerate both processing element failure and switching network failure. The processing elements and switches are of a self-testing type and link failures are detected by the processing elements (by using parity bit checks). -- The array is provided with a bottom row of spare cells and when a processing element detects either a self fault or a link failure, it invokes the reconfiguration. A downward global shift (for the particular column) is performed to accomplish the reconfiguration. A number of reconfiguration requests are generated by the processing elements and switch modules to facilitate the reconfiguration. The network is modified and links for propagation of reconfiguration request are added. This scheme makes full use of non-faulty partial results and it blocks the faulty partial results. -- The reconfiguration in the case of a processing element failure is completed in two stages while the reconfiguration in the case of a link failure is completed in a single stage. The links are duplicated to achieve redundancy and in the case of a link failure the spare link is used.

Item Type: Thesis (Masters)
URI: http://research.library.mun.ca/id/eprint/8019
Item ID: 8019
Additional Information: Bibliography: leaves 123-125.
Department(s): Engineering and Applied Science, Faculty of
Date: 1992
Date Type: Submission
Library of Congress Subject Heading: Systolic array circuits; Array processors

Actions (login required)

View Item View Item

Downloads

Downloads per month over the past year

View more statistics