Luo, Xiao (1989) A VLSI design for an efficient multiprocessor cache memory. Masters thesis, Memorial University of Newfoundland.