PERFORMANCE-DRIVEN PARASITIC-AWARE LAYOUT RETARGETING AND OPTIMIZATION FOR ANALOG AND RF INTEGRATED CIRCUITS







Performance-Driven Parasitic-Aware Layout Retargeting and Optimization for Analog and RF Integrated Circuits

бу

© Zheng Liu

A Dissertation submitted to the

School of Graduate Studies

for Graduate Studies

in partial fulfillment of the requirements for the degree of

Master of Engineering

Faculty of Engineering and Applied Science

Memorial University of Newfoundland

December 2010

St. John's Newfoundland

ABSTRACT

Performance of analog and radio-frequency (RF) integrated circuits is highly sensitive to layout parasities. Layout-induced parasities must be optimized to achieve desired circuit performance. This dissertation surveys the previous analog design automation approaches and presents an improved performance-constrained algorithm that can automatically conduct template-based parasitic-aware retargeting and optimization for analog and RF layouts. Piecewise sensitivities are deployed to represent the dependence of performance with respect to layout parasities. The algorithm then uses these piecewise sensitivities to control parasitic-related layout geometries by directly constructing a set of performance constraints, subject to the maximum allowed performance deviation. Different from previous approaches that only consider parasitic resistances and wire-substrate capacitances, parasitic inductances and wire-coupling canacitances are taken into account to enable successful layout retargeting, in particular when handling RF layouts. The formulated problem is solved using graph-based techniques, combined with mixed-integer nonlinear programming (MINLP). The recovered method is incomprated into a template-based layout design tool called IPRAIL. The proposed algorithm has been demonstrated to be effective and efficient for generating target analog/RF layouts during process migration and/or performance retargeting.

ACKNOWLEDGEMENTS

First of all, I would like to take this opportunity to extend my guzitude and great appreciation to Professor Libong Zhang, who has supervised and supported me constantly during the master's program. Dr. Zhang provided me with a great chance to work with him and dostered my acudemic success. I learned a lot from his knowledge and scientific spite.

I would also like to thank my thesis examiners, Professor Howard Heys and Professor Theodore Norvell, for their time and patience. In addition, I would like to thank Mr. Nolan White, for his generous and patient technical support.

I am very thankful for my beloved father, mother, grandmother and my wife. They
give me inexhaustible love, patience and understanding without any complaints.

Table of Contents

List of Tables	
List of Figures	
List of Abbreviations	
1. Introduction	
1.1 B	ackground
1.2 C	ontributions
1.3 St	ructure of the Dissertation
2. Survey of Analog Laye	ut Design Automation
2.1 Te	rminology
2.2 Li	terature Review.
2.2.1	Industrial Development
2.2.2	Academic Development
2.3 In	nportant Layout Issues
2.3.1	Layout Parasitics
2.3.2	Layout Symmetry and Matching.
2.4 St	enensey
3. Fundamentals of Temp	late-Based Layout Retargeting.
3.1 Te	emplate-Based Layout Retargeting
3.2 Pi	trasitic-Aware Template-Based Layout Retargeting
3.2.1	Layout Template Extraction

3.2.2 Paradio Contraino
3.2.3 Layou Competion
3.3 Experimental Environment
3.4 Summary

 4. Generation of Parasitic Solutions for Analog and RF Circuits
 47

 4.1 Introduction
 47

 4.2 Problem Definitions
 49

 4.2.1 Parasitic Solution Generation.
 49

 4.2.2 Performance Sensitivity.
 50

 4.2.3 Performance Constraints.
 32

 4.3 Parasitic-Bound Generation
 \$3

 4.4 Design Flow and Problem Formulation
 \$4

 4.4.1 Design Flow
 \$4

 4.4.2 Parasitic-Problem Formulation
 \$6

 5. Ferformance-Constrained Parasitic-Aware Retargeting of Analog Layouts
 6

 5.1 Introduction
 6

 5.2 Design Flow
 6

 5.3 Multernatical Modeling
 7

5,3,3 Parasitic Matching Constraints72		
5.4 Sensitivity Computation		
5.4.1 Central-Difference Sensitivity Approximation		
5.4.2 Piecewise Sensitivity Approximation73		
5.5 Problem Formulation and Layout Solving		
5.5.1 Problem Formulation		
5.5.2 Layout Generation77		
5.6 Experimental Results82		
5.7 Summary92		
6. Layout Retargeting for Radio Frequency Integrated Circuits		
6.1 Introduction93		
6.2 An RLC Interconnect Model94		
6.3 Mutual Inductances96		
6.3.1 Mutual Inductance Calculation96		
6.3.2 Mutual Inductance Extraction102		
6.4 Extraction of Wire-Coupling Capacitances		
6.5 Retargeting Algorithm Design		
6.6 Experimental Results112		
6.7 Summary		
7. Conclusions and Future Work		
7.1 Conclusions 122		
7.2 Future Work125		

8. References	128
Appendix I Tutorial of IPRAIL Layout Retargeting	136
Appendix II List of Author's Publications	143

List of Tables

Table 4-1 Notations list for Chapter 4		
Table 4-2 Sensitivities and simulated performances for P-LP/P-UC		
Table 4-3 Performance Requirements		
Table 4-4 Upper bounds, performance sensitivities and solutions of parasit		
resistances and capacitances for the two-stage opamp.		
Table 4-5 Upper bounds, performance sensitivities and solutions of parasit		
resistances and capacitances for the cascode opump.		
Table 4-6 Upper bounds, performance sensitivities and solutions of parasit		
resistances and capacitances for the NMOS LNA		
Table 4-7 Time efficiency statistics for P-LP.		
Table 5-1 Criterion of determining the number of segments for parasitic resistances.		
Table 5-2 Criterion of determining the number of segments for parasitic capacitano		
Table 5-3 Selected PB parasitic bounds and PS/PMI sensitivities of AC gain wi		
respect to parasitic resistances for the two-stage opamp.		
Table 5-4 Selected PB parasitic bounds and PS/PMI sensitivities of phase margi-		
with respect to parasitic capacitances for the cascode opamp.		
Table 5-5 Extracted parasities from the target two-stage opamp layouts by PB, P.		
and PMI, and related PS/PMI parasitic segments.		

Table 5-6 Extracted parasities from the target cascode opamp layouts by PB, PS, and PMI, and related PS/PMI parasitic seaments. Table 5-7 Results of post-layout simulations for the target layouts. Table 5-8 Summary of time efficiency for PB/PS/PMI. Table 6.1 Matlab statistics of mutual inductance calculations Table 6-2 Number of extracted wire-counling pairs and parasitic solving times by overlapSearch1 and overlapSearch2. Table 6-5 Post-layout simulations for target layouts by PM-RC/PM-RCC...... Table 6-6 Criterion of determining the number of segments for parasitic inductances. Table 6.7 Performance sensitivities with respect to parasitic inductances, resistances and wire-coupling capacitances for the LNA. ... Table 6-8 Post-layout simulations for target LNA layouts by PM-R/PM-RLC.......1 Table 6-9 Time efficiency of the RF retargeting using a very tight error tolerance for IPOPT. Table 6-10 Time efficiency of the RF retargeting using different thresholds of error tolerance for IPOPT Table 6-11 Time efficiency of the RF retargeting after applying a loosened error

tolerance for IPOPT. ...

List of Figures

Figure 2-1 The cell schematic of a two-stage operational amplifier.
Figure 2-2 (a) Specifying performance goals using NeoCircuit, (b) report
performances after a global optimization, (c) reported performances after
local optimization.
Figure 2-3 The ECO flow of NeoCell [15]
Figure 2-4 (a) A schematic of an opump, (b) a GUI of NeoCircuit constraint editor
Figure 2-5 (a) A layout generated after an automatic placement by NeoCell, (b
layout after an automatic routing by NeoCell.
Figure 3-1 A template formulation in horizontal direction: (a) a two-transistor layo
(b) the extracted template including objective function and linear constraints.
Figure 3-2 A parasitic-aware analog retargeting flow.
Figure 3-3 Two-dimensional layout generation flow
Figure 4-1 A bisearch algorithm for parasitic upper bound generation.
Figure 4-2 Design flow of parasitic-solution generation.
Figure 4-3 An RC π-model for a parasitic interconnect.
Figure 4-4 A two-stage Miller-compensated opamp.
Figure 4-5 A single-ended folded-cascode opamp.
Figure 4-6 An NMOS LNA.
Figure 5.1 A performance constrained analog layout reterrating flow

Figure 5-2 A performance-driven layout generation flow. Figure 5-3 An example layout with parasitic tiles. Figure 5-4 An example of graph-based layout solving, (a) an original graph, (c) a reduced-sized equivalent core graph, (f) a complete graph.... Figure 6-1 An RLC Interconnect m-model.... Figure 6-2 Complex parallel-wire structures with equal/unequal length. Figure 6-3 The geometric parameters of horizontal and vertical tiles. Figure 6-5 An example of geometric extraction for mutual inductance calculation....1 Figure 6-6 (a) Intra-layer and (b) inter-layer counling canacitances. Figure 6-7 Pseudo-code of overlanSearch1 Figure 6-8 An example for overlapSearch1 Figure 6-9 Pseudo-code of overlapSearch2 Figure 6-10 An example for averlanSparch? Figure 6-11 A double-ended LNA. Figure 7-1 Prospect IPRIAL retargeting flow for multi-block layouts.

List of Abbreviations

- SoC System on Chip
- IC Integrated Circuit
- RF Radio Frequency
- CAD Computer Aided Design
- DRC Design Rule Check
- IP Intellectual Property
- RC Resistance and Capacitance
- RLC Resistance, Inductance and Capacitance
 - MINLP Mixed Integer Nonlinear Programming
- LP Linear Programming
- NLP Nonlinear Programming
- AC Alternating Current
- ASIC Application Specific Integrated Circuit
- ECO Engineering Change Order
- Opamp Operational Amplifier
- LNA Low Noise Amplifier
 - GUI Graphic User Interface
 - NF Noise Figure
- IIP3 The 3rd Order Intercept Point

PB-RC - The Template-Based Parasitic-Aware Layout Retargeting/Optimization Method

CIF - Caltech Intermediate Format

P-LP - The Proposed Parasitic-Solution Generation Flow

P-UC - UC-Berkeley Sensitivity Computation Techniques

PMI - The Proposed Performance-Constrained Mixed-Integer Retargeting Method

PB - Bound-Based Parasitic-Aware Retargeting Method

PS - Retargeting Using Single Worst-Case Sensitivities (Non-Piecewise)

VLSI - Very Large Scaled Integration

PM-R - Retargeting Considering Parasitic Resistances

PM-RCC – Retargeting Considering Parasitic Resistances, Wire-Substrate Capacitances and Wire-Counline Caracitances

PM-RC – Retargeting Considering Parasitic Resistances and Wire-Substrate Capacitances
PM-RLC – MINLP Retargeting Considering Parasitic Resistances, Wire-Substrate

Capacitances, Wire-coupling Capacitances, Self and Mutual Inductances

1

1. Introduction

The demand for muller, chapter, more portable electronics has been significantly increased in wireless communication and consume electronics. This demand movisate the tenticonductor industry to move travalle the technology of systems-on-day (SciC). The SciC applications accelerate the growth of mixed-signal integrated circuits (OC). The sciC applications accelerate the growth of mixed-signal integrated circuits (SciC). The smillips functional sub-blocks including digital, analog, and radio frequency (RY) circuits, which was the reside in separate days, can be integrated into one chips. The analog portion in mixed-signal designs is incretable due to the nature of continuous signals in the centeral environment. Powerful CAD tools and cell-based design methodologies have been significantly advocate to facilitate designs antennation for digital circuits. However, up to now, analog circuit designes still have to spend an extremely large amount of lines and dispreparational efforts in conducting simulations and montrivial large amount of the method confirmation supplementations.

1.1 Background

For mixed-signal IC dosigns, even though the analog potion may occupy a very small fraction of the total chip area, it is often responsible for design errors and overspending issues used as delayed time-to-market or extra design cost. With traditional analog design methods, designers experience a tedious and error-prone design process to ensure tradeoffs among the major design goals such as gain, handwidth, noise reduction, stability. Ingerity and power minimization. These handcrafted design methods are largely dependent on the high-level expertise of experienced analog designers. Due to the complexity of analog performances with respect to layout geometries, layout-induced performance degradation is more significant with the advancing process technologies. The performance functions with respect to layout parameters (e.g., interconnect parasities) are more difficult to be optimized compared to the case of digital designs. Moreover, radio frequency (RF) is advocated due to the large demand of high-speed IC products. At radio frequency, parasitic inductive impacts and wire-coupling capacitive effects become very significant in affecting the layout performance, besides the resistive/caracitive parasities considered for lower-frequency analog designs. Thus, the performance functions with respect to layout-induced parasities are more difficult to be modeled in the RF domain. Using the current analog/RF design tools, a market-ready IC design typically requires unsystematic exhausting iterations among constraint editing performance optimization and layout generation, since an initial optimization usually brings DRC (i.e., design-rule-check) errors or performance failures. As a whole, analog/RF automation has become a design bottleneck for the growing mixed-signal SoC market.

Recordy, significant progress has been made in analog optimization metholologies, which fall into two categories: macro-cell based physical synthesis (i.e., devicegeneration, placement and routing) and template-based layout retargeting. For example, [1][2][3] introduced several analog tools that automatically synthesize analog circuits while meeting desired performance specifications. However, these tools only considered the device sizes and biasing as factors that affect circuit performance (e.g., no consideration on parasitics or layout structures), which is insufficient for highperformance analog layout design.

Merower, since semiconductor manufacturers continue to update technologies bounds core mailer transition feature sizes (e.g., from 0.18m to 0.13m, from 0.13m to 0.9m, e.g.), people have to migrate existings mixed-signal layons in an original technology process the cones in axes technology process (10, but the differences in technology properties and immificient analog CAD tools, the process of migration technology properties and templication and property (77) mose can be readily realized by simply adopting the scalable cell lithouts and available digital placement and reading bods to migrate the existing high-level VIIIL or Verling designs to keep the signal property (77) mose can be readily realized by simply adopting the existing high-level VIIIL or Verling designs to keep the laws linear and avoiding bods to migrate the existing high-level VIIIL or Verling designs to keep the laws through the law of the contribution of the law of the law of the law of the laws of the law of the laws of the law of the law of the laws of the laws of the law of the laws of the la

Bondos todonsky migraton, ankoja PK čedipres sauslje inimat la urgarka an oli decija in giin beter functionalities (i.e., performance retegrisija, T ne rode a sempletorodesiga në la posta, a imenjine-based retegrisita glaprisita (1) van proposed an a solution to reuse the expertise extracted from an input layrost, daring the target-layrost compusion, in this methodology, a moderate musher of performance-related contraints (e.g., contraints related in intercensent parasilios, device mutching and symmetry) are adulet into an extraced integritate to form an updoed templete. A target layrost can be quickly generated after solving the updated template. However, the template-based retargeting method as proposed in [4] fails to take into account the performance degradations due to layout parasities.

1.2 Contributions

- It is worth mentioning that a successful analog/IR layout design methodology typically features satisfactory performance goals, efficient solving, accorate and global persistic control, as well as high-level design acontaines. This distortation introduced a performance-driven template-based layout retargeting algorithm for analog and RF layouts. Compared to some previous methodologies, the major contributions of this
 - A solution of RF layout retargeting is designed by applying a lumped RLC interconnect model, and incorporating self industances, mutual industances and wirecoupling capacitances into the formulation (5);
 - Accurate performance sensitivities due to parasities are applied by adopting a piecewise-sensitivity model [6];
 - Global performance optimization is achieved by replacing the imposed parasitic bounds with the proposed performance constraints [7] [8];
 - A mixed-integer nonlinear formulation is constructed for the parasitic-aware problem which is solved by a powerful MINLP solver;
- Experimental results on several analog/RF designs verify the layout quality improvement and execution time reduction compared to the alternative methods.

1.3 Structure of the Dissertation

The rest of the distortation is organized as follows. In Chapter 2, we present a literature rows of prior undergit? Gelgin-antennation methodologies. In Chapter 3, the fundamentant of remplaces but post templating in unimode and the perlimitation of the dissortation. A simulation-based algorithm for parasitic solution generation in the discussed on Chapter 4. Chapter 3 introduces a performance continuinted presention-wave rengering methodology for analysis proof. The RF retrageting method is presented in Chapter 6 followed by the conclusions and future rement hopes presented all Chapter 7. Moreovers, anciental of the implemental payes these (and IPRALI) is given in Appendix In legyon transcription of multiple payes their clarked PRALIS is given in Appendix In legyon terruption of multiple Flayons. Finally, the publications, as the outcome of the dissortation research, or little of a Appendix II.

2. Survey of Analog Layout Design Automation

This chapter surveys various methodologies and design tools for analog design automation. In order to better conduct the literature review, important terminology is defined. Then commercial and academic developments for analog design automation are discussed. Important loyest issues of parasile, symmetry and matching are also studied as a preparation for the later chapters.

2.1 Terminology

In order to better survey the previous work in the literature and explain the research in this dissertation, some important terminology is defined as follows.

• Circuit Performance

Electrical functionality of a circuit. It is used to evaluate the effectiveness of circuit operating functions (e.g., the AC Gain of an operational amplifier).

• Constraints

The requirements which the solution to an optimization problem is subject to meeting.

Interconnect Parasitic Models

The models used to represent circuit interconnect. Within the models, components of parasitic resistances, capacitances and inductances are usually included.

• IPRAIL

16

A parasitic-aware automatic layout optimization and retargeting tool [4] [9]. The proposed algorithms in this thesis are incorporated into this tool. The proposed retargeting algorithms are implemented in C/C++ as modifications to this tool.

• Layout Tile

A rectangle on a layer within a layout. A net of a layout is composed of a set of layout tiles.

• Layout Generation

Layout generation is a process of solving a formulated layout optimization problem, and mapping back the solution geometries to construct a target layout.

Parasitic Upper Bound

An upper-limit value of a certain parasitic that ensures the baseline of certain performance specification.

Performance Sensitivity

The dependence of circuit performance with respect to circuit parameters (e.g., current and voltage) or layout parasities.

• Performance Deviation

The variation of circuit performance due to factors such as temperature, operating frequency, or layout parasities.

2.2 Literature Review

Analog design automation is of vital importance to mixed-signal integrated circuits and application specific integrated circuits (ASICs) [9]. Commercial computer-sided design (CAD) tools have been developed and widely used in the digital IC domain. However, analog dosign is still largely handcrafted work, due to insufficient support from available commercial analog CAD tools. In nature, analog design is more difficult than the digital one due to the complex analog performance degradation. Analog design becomes even harder during process migration towards smaller transistor feature sizes. In the following, a survey of analog RPI layout automation in presented in Section 2.2.1, for the industrial develocement, and Section 2.2.5. the naturalise development.

2.2.1 Industrial Development

Decade sap, nature digital CAD tools were developed and wisdry used in industy to a commercial CAD tools were available for analog design automation. Thus, the analog layouts were designed in a traditional handstraffer amount. With the growing demand of larger-sized mixed-signal EC products, handstraffer analog design methods lead to unacceptable time-to-market. The analog portion usually account for the corresponding towers (e.g., excentive design time of mixed-signal EC designs.

In order to revenue the bedfence of analog automation, commercial manks (200 feb. the when the electric strength yell Consequents who is Colorious Torology Stream Inc., Synapsys Inc., Monter-Gupdata Inc., Syrraghelf Inc., etc. The Colorious Friences Inflactions In Colorious Torology, which has been the non-to-proveful digital and minimal-signal K. Pallerine for industrial application. To applie the furthing to reduce a pull-time minimal signal in the produced produced produced in the later part of this section) have been integrated into the event Virtum IC design Kenter International Colorious Stream International Colorious International Coloriou

of powerful analog simulators such as 18POCE [19] and 18POCED[11]. Moreover, Symaps Disequilibro [12] provided as set of industry-early since [19] is not an schoolge-dispullic converse (JOS) and Disequilibro-disput-converse (DAG-1) and such designal Converse (JOS) and Disequilibro-disput-converse (DAG-1) except the critical time-to-market issues due to more complex analog designs, Monor Gupsitos offered as IC Statistical Inputs size [13] with a complex analog designs, Monor Gupsitos sits in able to perform the device generative, shortend-device placenesses, automatic routing and post-layout verification. The key arbustrages of this methodology are the orther fly DRC loading to reduced time-to-market, and the capubilities of performing ICD (e., engineening damped method, Symaple) of firsten counts hyster system called Lader [14] that applies a countrins elevies to loany generation flow and unspitale-based device generation. Moreover, it features controllable automation, which allows designes to interest with Lader to controll the design automation. Store Caderoc Prisons in the most popular IC platform in industry, NiceCil and Noclivant that are integrated into this authorize activated for following.

NooCeI [15] and NocCircuit [16] were developed in 1999 for achieving automatic analog RF circuit sizing, performance optimization and layout synthesis, because the obstacles have been integrated into the Cadence Virmono full-outom IC dosign plutform. The Noo products have been wickly used for analog RF design automation in the mixed-signal IC industry for several years.

Virtuoso NocCircuit is able to automatically resize and optimize analog and RF cell schematics using the designer's simulators of choice. NocCircuit first captures the device relationships from a cell schematic. Based on the captured device information, multiple simulations, such as Transient and AC, can be conducted using the designer's simulators of choice. Designers are then allowed to specify a set of performance smalls (e.g., 4C only whose morein etc.). These performance goals will be enforced in the optimization. NeoCircuit features both elobal and local optimizations. By dictating the intrinsic relationship between design objectives and analog parameters (e.g., voltages, currents, resistance, and caracitance), a alphal astimization can be conducted to meet most of design goals while minimizing power. However, some goals may not be met after a alabal antimization since performance of analog/RF circuit is very sensitive to physical effects. To meet all performance eoals, a local entimization can be conducted with a focus of improving the failed performances due to a global optimization. For most smallsized or medium-sized circuits, all design goals can be achieved after a local optimization. As a whole NeoCircuit is able to optimize and size analog/RF cells to meet designer's performance goals. The optimized cell schematics by NeoCircuit can then be constructed as a library of reusable asalog intellectual property (i.e., IP). To better illustrate the NeoCircuit design flow, an example of circuit optimization is given as shown in Figure 2-1 and Figure 2-2.



Figure 2-1 The cell schematic of a two-stage operational amplifier.



Figure 2-2 (a) Specifying performance goals using NeoCircuit, (b) reported performances after a global optimization, (c) reported performances after a local cotimization.

A small brooting coming as shown in Figure 2-1 was optimized in a god/180 gross technology. After the device-relationshy contraction and simulation, designer compressive a second process of the process technology. After the device-relation in 2-33 df for AC gain and > 45 df for phone margin. Figure 2-2(b) shows the summary of subleved performance safe the global optimization. Most performance guids have green boxens that indicate these guids verse mot, while some performance guids have green boxens that indicate those guids verse mot subless one performance guids have green boxens that indicate the guids verse failed cone. To improve the failed AC gain and phane margin is been in Figure 2-3(c), where all performance guals were rate.

Verinose NecCell is able to trendate a set of cell advantates into a full continuous primitival layout with userinopased constraints. These constraints include wire uplot, ordice style, decise matching, cell dimension, etc. With a set of user-insposed contraints, NecCell can conduct physical-level synthesis including device generation, placement and routing in an automatic or intensive numera. Moreover, NetCell is able to achieve process nigration and performance retrigorting by performing an ECO (i.e., Engineering Chings Order flow as shown in Figure 2.5.)



Figure 2-3 The ECO flow of NeoCell [15].

To bette demonstrate the Nocicil design flow, an example cell schemmic as shown in Figure 2-4(s) was translated site a fell-coston optimized layout. After the module generation, designers can specify desired contentiate using a contraint other as shown in Figure 2-4(s). For example, for wireig-cybic contentiate, the imposed usage polley; is minimizing in Figure 2-4(s). With designer-imposed constraints, automatic placement and routing were conducted to generate a target layout. The generated layout after an automatic placement is shown in Figure 2-5(s) and the final layout after a routing in demonstrate flavour after a routing in demonstrate flavour after a routing in

However, DRC (i.e., design rule closek) and routing errors usually occur after an automatic layout synthesis. Moreover, some post-layous simulated performances may fall to meet their specifications after the initial iteration of automatic synthesis. Fixing these errors requires time-consuming iterations of re-module-generation, re-constraining, replacement and re-routing.


Moreover, the ECO flow requires considerable intentions of re-constraining and reported string present imagination experiments retargating. DIC research and pose-layout performance less usually occur during process migration or performance retargating because the complete constraint set is partially enfitted in several different pulsars rather in a global number. For example, the Nevell model generation is possible-owner but the placement and routing see not. Thus, fixing the layout-induced performance loss due to an ECO requires time-constraining and curve-quive intentions between topological and behviolat design places, solder dependent on designer's experience.







Figure 2-4 (a) A schematic of an opamp, (b) a GUI of NeoCircuit constraint editor.



layout after an automatic routing by NeoCell.

2.2.2 Academic Development

In the part decades, system-loved unalgo compilers have been developed and they are promising in handling some specific circuit systems that are characterised by biscredicine structures. For instance, automatic synthesis of operational amplifiers (i.e., opamps hereafter) and computers were introduced in [17][18], switched capacitor filters in [18] and data converters in [20]. These synthesis engines most some design aspects of analog (ICs, but their effectiveness is only verified for some specially characterized circuits, which would for the intervenies of the control o

Sevent other CAD tools as introduced in [21][22[23]] were developed to automate the generation of analog layoust. However, the sanfire the requires enough by experienced analog designers. The analog layout synthesis tool in [21] user a top-down template-based design approach. This approach user a fine-toned layout as the impact to mighty parents at surely layout with good quality. However, for a different design, considerable coding must be re-oundated by generate another specific template, which actually results in excessive design effect. Moye Becture or al. developed a rule-based modele layout system and LASEN [22]. They when expelse as these two control the quality of the generated layout but the flow greatly depends on context orders. ILAC is proposed in [21] as a process-independent CAD tool that automatically generates layout for madage. CADGs circuits. Similated amounting and sliting restrictures are used to facilitate automatic placement in ILAC. However, this tool has difficulties in generating high-performance down analog layous, since it directly between some futures from the distallate loves to the analog that one term in the among field.

Malvasi et al. proposed a fully integrated constraint-driven analog layout system [24]. This system translates high-level performance specification into lower-level bounds on parasities and geometric parameters. Then some specialized layout engines use these bounds to drive stack generation, placement and routing. However, the parasitic bounds derived from the specification are generated solely based on simulations without considering the particularity of layout prometries. Thus, the extracted bounds are not accurate and this straightforward translation may render viable parasitic optimizations over-constrained or even unsolvable. Beyond the basic functionality provided by KOAN/ANAGRAM-II [25] handling device-level layout automation, LAYLA [26] considering performance and manufacturability issues is a helpful extension in the analog layout design. This tool takes advantage of simple module generators and evaluates the predetermined sensitivities with respect to an intermediate layout solution in the layout generation process. Although it is able to handle all the possible geometry-sharing optimization during the placement, the optimal solutions in the module generation process are difficult to be obtained in the placement and routing stages. Moreover, those devicebased placement and routing methodologies tend to have difficulties in reusing designers' expertise.

For ensuing designer's experies, a loyout synthesis too called ALADN [27] was developed to incorporate designers' knowledge into the synthesis process. This sold applies a flexible strategy of modela generation such that designers can build variable modules in a technology-independent numer. The design knowledge can then be simply represented in the generated loyouts. Nevertheless, this tool can only handle small or medium sized analog circuits, and complex performance and manufacturability constraints are not considered.

For the purpose of effective multip IP round, Implemiture of at Proposed a templatebased tool called IPRAIL (i.e., Incilicrental Property Reme-based Anning K. Lumpdatomoniculo, which automatically retargest existing analog layout for technology migration and/or updated specifications [4]. This method realizes analog IP resur by extensizing a symbolic template (i.e., a set of linear constraints) from an existing experienmental proposed and proposed analogy of the companies of the contraction of the companies of the contraction of the contraction of the As a matter of fact, layout geometries of device matching and symmetry, interconnect paramities, formula, and substrate effects can significantly impact analog circuit performance (18229), Managing performance degradation is essential for the success of analog design automation.

Moreover, a layout-wave synthesis solution was introduced in [10] for malog cold. This method features minimization of the iterations between electrical synthesis and physical synthesis. It handless the paramiter-wave triating and the geometry-constrained string in a global way. However, this approach has difficulties in a global composition of large designs with many analog cells, instru to parent solutions for historydeed decomposition with paramiters of the property of the property of the decomposition and specification transmission for analog designs are available. A layout tool called AGG, which can conduct hierarchical models generation, placement and entiring with the aid of two partitioning algorithms, was introduced neight [17]. This tool takes advantage of performance associations to control paramitic capacitive effects as well as paramitic entirences and inductances, which are oricical in degrading contriperformance paramitic entirences and inductances, which are oricical in degrading contriperformance paramitic entirences and inductances, which are oricical in degrading contriperformance. for high-performance analog/RF designs. Moreover, the advocated performance seministics are generated solely by the developed similaric called TASA, and no consideration in taken for the complexity of performance seministrities for different range of a parasitic value (e.g., a seministry of AC gain is 1889) if when a parasitic capacitance is within 5/P, both its seministry can become? 488/P when the parasitic is above 5/P?)

Layor parasition arise from transister source and drain capacitances, interconnect resistances, wire-substrate capacitances, wire-suspling capacitances, and interconnect inductances. These parasities significantly affect analog/RF circuit performances such as gain, bando-sidth, plane margin, gain margin, etc. Thus, parasitic issues must be clearly addressed in the analog/RF layout generation process.

Zhang et al. further proposed a parasitic-seware optimization flow as an effective schainton teaming leaver transgrain [21]. In the work, an abusing from temple upon it used to create a symbolic template involving floroplan, symmetry, and device/writepalignment information. Multimutationly, the symbolic template is represented by a set of contraints on the transplayout geometry. Parasitic bounds, which can be used to contrain corresponding geometric expressions, nor manually or semi-institutionally estimated before conducting the layout generation. These bounds are then used to exhibit a created layout symmetric bounds minimum logour area and unificationy performance. The generation of the target layout, subject to the commission in the symbolic template, in The description of the target layout, subject to the commission in the symbolic template, in formulated and solved using graph bothosipes combined with nonlinear programming. However, the following daubstranges exist in that flow. First, inductive impacts or warecoupling opacitive impacts are not involved in the presention optimization, which is excitable degrade in effectiveness for RF layout entranging, Scoronity, particits bounds are enforced separately without considering their correlations/cancellations in affecting the same performance, which fails to achieve a global performance optimization. Thirdly, as a separate step, the parasitic bounds are generated before optimization. So the parasitic-related geometry limits may over-constrain the problem and render it unrobable.

Complex consideration of resistive, industries, and capacitive paramits are essential to the success of parasitic-oware analogik! design particularly at radio frequency [32][33]. The performance of RF designs is normally nessured by \$\$-\$parameters, noise figure (87), and nonlinearity, mainly in terms of the 3rd order intercept point (IIP). As lower frequencies, performance tends to be less sensitive with respect to parasitic institutence and wive-complies, especiations, compared to the pursuitie resistance counterparts. However, at higher frequencies, inductive and wire-coupling especiative parasities may cause significant signal degradation (e.g., signal delay, coventile, timps, reflections and distinction) [33]. Due to the increasing operating frequency, the parasitic industries and wire-coupling aspasitive impacts of interconnects become more significant in affecting RF circuit performance. Thus, industries parasitive in a sufficient gardatizance must be controlled to avoid multifaction of RF designs, if only considering parasitire resistances and substrate-experistances otherwise.

2.3 Important Layout Issues

Analog/RF circuit performance is mostly dictated by layout geometric topology and device sizing [4]. These layout geometries are in the form of interconnect parasities, device/parasitic matching, device/parasitic symmetry, current density in interconnects, thermal effects, substrate effects [34] [35], etc. The focus of this dissertation is layout parasitics, symmetry, and matching.

2.3.1 Layout Parasitics

Interconnect parasities can severely affect the performance of analog/RF layouts. For analog layouts, parasitic resistance and capacitance must be restricted within certain upper bounds to control their impact on circuit performance. Ignoring parasitic issues in analog layout decision usually results in mulfineriton of analog IC resolutes.

With abstraced process bedrologies, the delay of transitions in docussed due to make transition-features. However, then they proving during an incursingly complex multi-layer wring structures, the interconnect delay does not follow this treed [50]. For instance, in 8.13 µm process technology, interconnect delay does not follow this treed [50]. For instance, in 8.15 µm process technology, interconnect delay does not expendent process of 60.00 µm process technology, interconnect delay does not interconnect computation can become demander processes (6.2). 150m and 90m) absociate complex multilayer interconnects multilay come with low voltage and fine-to-locking degas. For mixed-signal delays, the wire-coupling appositance between these long wires can bring seven noise and constall. Thus, recover simulation with virialer parametes as a must before a physical design plane to accountly analyse these effects. Morrows, early entitated or seating delay plane to accountly analyse these effects. Morrows, early entitated or seating and promises of the process of the parameter delayer than the parameter components is required to the 20 perspections of the process of the parameter delayer and the parameter delayer than the parameter delayer and the parameter delayer.

performance loss. To achieve a global analog physical design, parasitic impacts represented by related layout geometries must be incorporated into the physical design formulation.

Moreove, the demod of high-point X products accordance the growth of RF layout, For designs at high frapaces, postatic inductive impact become a critical issue operating when the recognition when interestents have large current [18]. We exceptling copacitance are increased demotically due to the absortant demos writing schemes in the modern schoolings. At radio frapaces, parasitic inductance are vice coupling experience are set sensitive as sensitive as their irritations counterpor or over more smither [39]. For example, the sensitives self and mutual inductance course event signal riging and inductive counterports and self-positive counterports with a sensitive ratio of the interestence of and public Since must of the attenues with a great self-positive increases the signal public. Since must of the attenues in intelligent to model interestence in RF layout. Complete RFC interestence must be considered for achieving desired layout functionally at EF.

2.3.2 Layout Symmetry and Matching

Device matching and layout symmetry are of the atmost importance to high performance analog and RF circuits [41]. The threshold voltage, mobility and currentfactors of MOS transitors are affected by process variation, depart concentration and gradients in temperature, stress and oxide thickness [23]. These factors may cause a finite minimatch due to asymmetry in layout structures or locations of transitors which are designed to behave identically. Such minmatch drastically affects analog circuit performance, such as causing DC offsets, finite even-order distortion and lower commonmode rejection. These minmatch effects become werse in modern technologies with smaller device sizes and reduced volume owing.

In order to minimize the performance semitivities with respect to lepout geometries, more layout structures are required to be matched. Structures of differential devices and symmetric interconnect wires should be placed identically to avoid a minimals (e.g., usive, longel) — wor, longel(2). Maching a pair of devices or wires by a ratio is also required at times (e.g., saructure f = 0.5-saructure/2), as discussed in [28] [40]. Moreover, longel(2) and times (e.g., saructure f = 0.5-saructure/2), as discussed in [28] [40]. Moreover, longer anniale passive with multiple functional cells may require not only matched transitions, but also matched layout cells [42]. Concentrel, both member layout cells for a cell-matching constraint are required to be placed symmetrically to ensure their similar effects regarding processes and temperature applies. Mormolish, for matching of passive devices (e.g., on-chip resistors and capacitors) in large anning layout significantly affects circuit performance as well. These passive devices need to be placed indentically to minimize the parasitic decision and layout designs.

Besides the matching of device and loyout cells, interconnect wiring structures are often required to be placed symmetrically with respect to one or several common axes [43]. Matching offers legous-induced paramities in very important to minimize the performance sensitivity to such parasities. Failure to do so may bring higher offset voolages, largar performance sensitivities and degraded power-supply rejection ratio. For example, certain large performance sensitivities and segraded power-supply rejection ratio. For a cample, certain large performance sensitivities and segraded to two individual parasities and differential pairs can be reduced to almost zero if both member parasities are matched.

Given a constraint of matched purasities, the parasitie-related geometric structures, which are supposed to be identical by design, are always forced to vary similarly in the layout optimization process. Thus, to achieve an effective parasitic-aware layout algorithm, we advocate symmetric-layout designs with enforced matching constraints.

2.4 Summary

In this chapter, a literature review of prior analog design methodologies was presented. Previous attempts for analog RF layout automation were surveyed. Moreover, the impacts of layout parasities, symmetry and matching were discussed.

3. Fundamentals of Template-Based Layout Retargeting

Performance of analog EF integrand circuits is significantly affected by Inpost parasition, cludding both driver and intercements parasities. The foom of the distration in the parasities of intercements. The parasities of the contribution of the template-based parasities—were Inpost retrageling-optimization method as reported in [9] (i.e., colid File-IC benealthy: File-IC is a systematic method of Inpost generation to the template-based parasities—were Inpost are greatering which is in an effective solution for templates—were Inpost retrageling problem. To ensure the desired circuit performance, parasities bounds are determined from simulations first. These bounds are contained to the parasities—were Inpostance promoteins while retargeting circling high-quarity layous accounts the related layous generation while retargeting circling high-quarity layous accounts on the collection contribute with continuous programming. Before illustrating the proposed professionaccontribution analog FF retargeting algorithms, the findamentals of the professionaccontribution while the first proposed professionaccontribution analog FF retargeting algorithms, the findamentals of the professionaccontribution analog FF retargeting algorithms, the findamentals of the professionaccontribution analog FF retargeting algorithms, the findamentals of the professionaccontribution analog FF retargeting algorithms, the findamentals of the professionaccontribution analog FF retargeting algorithms, the findamentals of the professionaccontribution analog FF retargeting algorithms, the findamentals of the professionaccontribution analog FF retargeting algorithms.

3.1 Template-Based Layout Retargeting

The template-based layout design method was first introduced in [44]. Templatebased layout retargeting, which is an estimatation process, refers to the generation of a target layout from an existing one [9] by solving a layout template. This process is especially useful when performing layout design for process migrations and performance transports. Within the retargeting process, a set of constraints corresponding to technology design rules, layout symmetry, geometry proximity, etc. in first extracted from an existing fine-tuned layout. These contraints are maintained during the optimization are existently as the extracted from process to force the target layout to retain floorplant, symmetry and other properties owned by the original layout while till menting when updated constraints. The parasitive-exclusive strategining problem can be formitted as a general layout compaction problem (45) that can be selved separately in the horizontal and vertical directions. The goal of the recreaging is to a generate a target layout with the minimum area, while meeting a complete set of constraints (i.e., the updated template). For instance, the layout template for the horizontal direction is illumented in Figure 3-1 and the template constraints are mathematically recreated as:

Minimize
$$(x_R - x_L)$$
, (3.1)

Subject to
$$x_i - x_j \ge LB$$
, (3.

$$x_i - x_j = EB, (3.3)$$

$$x_i - x_j = x_k - x_l$$
, (3.4)

where z_i and z_i represent the rightment and lettered edges of the target leptor, and z_i . EEEE represents related lower bounders abound The geometric gramming z_i , and z_i in $(1,1) \in O$ correspond to letting the first plant recomple or recomplex axis. In Figure 9-1., to z_i are between decordinates confidence or ferentaged edges, while z_i is the regularity axis. $(E_i, E_i) \in O$ is $(O, E_i) \in O$ in or constraint related to design roles, fixed decise ratios and liquot symmetry. For intimue, $z_i = z_i \geq 2$ is a millionary-which constraint,

 $x_i - x_j = EB_{18}$ a fixed-length constraint, and $x_{13} - x_4 = x_5 - x_{13}$ is a symmetry constraint for a pair of transistors in reference to x_{13} .






Figure 3-1 A template formulation in horizontal direction: (a) a two-transistor layout, (b) the extracted template including objective function and linear constraints. A whole set of extracted constraints forms a symbolic template. This template can be further updated with both automatically generated and user-imposed commission, such as performance constraints in the proposed formulation of this dissertation, new tendology process, new devices size, new symmotry requirements, etc. The target layout can be automated by solvine the usefulnet tendology.

3.2 Parasitic-Aware Template-Based Layout Retargeting

Layor prautice significantly influence circuit performance. Analog/IE circuit performance is actually a function of layor parasities. To ensure decired circuit performance, parasitic resistances and operatures must be optimized when retargeting analog circuits. Mereover, parasitic inductances and wise-coupling capacitances must be handled when retargeting IE circuits besides traditional parasitic resistances and capacitances. Thus, parasitic-aware template-based layour tetrageting refers to the template-based layour template-based layour template-based layour

The parasitic-aware layout retargeting flow for IPRAIL is illustrated in Figure 3-2. As shown in

Figure 3-2, the managening system is composed of two modules the implient accretion and the layout generator. First of all, the layout template extractor identifies the active and passive devices, detects device metaloing and symmetry, and extracts device connectivity and not-topology from the original layout in Callrock Intermediate Firmat (CIT) (64). These wave can add additional constraints such as targed cologin rices of reference issue, new symmetry requirements and passive constraints on update the template. The layout generator solves the complete template and generates a set of geometry solutions. These solutions are mapped back to construct a target layout in CIF. Thus, this flow realizes analog IP reuse by effectively incorporating the embedded expertise in the original layout into the transet-layout extension process.




Figure 3-2 A parasitic-aware analog retargeting flow

3.2.1 Layout Template Extraction

Analog P rouce is incivialte when trangening existing undergift designs for new technologies or updated performance specification. Macrocal-based placement and used in the properties have difficulties in incompositing the Isyave designers' experies into target layout generation processes, and thus usually generate were target Isyavia compound to handershall appears. To everement this disabutatings, template based layout compound for the proposed in [4]. This methodology corrects a symbolic template including floorpian, symmetry, and device/wring alignment information from the circuits platiquedity layout. Mathematically, the symbolic template is a set of commission on the target layout generaty. User-imposed commission can be incorporated into the contractal template to firm a complete template which can be nelved to generate a target lexest.

3.2.2 Parasitic Constraints

Device passists models are simply extracted once the device identification is completed following the device identification method advanced in [47]. For the extraction of interconnect parasitio, the current flow direction must be determined for resistance calculation [9]. The algorithm in [48] is adopted in our approach Core parasition are extracted, sensitive near are inferrificated marked with their resistance and experience peer bounds as we'll as available matching requirements. For multi-finger transistors (either gaine-connected or diffusion-connected), resistance and executions of the area associated and districted from their cores because values are accomplicated in the direct period from their cores because values are accomplicated and other contents with a second-total and advanced from their cores because their accomposituated and destructed from their cores because a subsequent and their contents are accomposituated and destructed from their cores because their contents are accomposituated and destructed from their cores because their contents are accomposituated and destructed from their cores because a subsequent and their contents are accomposituated and destructed from their cores because their cores are accomposituated and destructed from their cores because their contents are accomposituated and destructed and accomposituated and destructed from their cores and accomposituated and destructed from their cores and accomposituate and destructed and accomposituated and destructed from their cores and accomposituate and destructed and accomp

To obtain successful analog civait performance, parasitic resistances and organisances must be restricted which their apper bonsh. Thus, the formalistic of parasitic-wave retargistic as a general layout companious problem along with some generatic contentian due to parasite bounds. In is worth mentioning that the parasitic expressions of resistance and capacitines are nonlinear functions of layout generates intohing both horizontal and varieted dimensions. The geometric constraints due to manazish bore the areas of not of:

$$P(x, y) \le upperBound$$
, (3.5)

where apperfloand is a constant, and x, y are layout coordinates in horizontal and vertical dimensions. These bounding constraints are represented with (2,6) and (2,7) for parasitic resistance and wire-substant capacitance, respectively. Moreover, parasitic matching constraints must be enforced to avoid a performance loss as shown in (3,8) and (3,9).

$$\sum \rho_{st} \frac{len}{wid} + R_{MT} + R_{core} \leq UB_{AES}, \qquad (3.6)$$

$$\sum c_a \times len \times wid + \sum c_{ne} \times 2 \times len + C_{MST} \le UB_{CAP}, \quad (3.7)$$

$$\left[\sum \rho_{,t}\frac{len}{wid} + R_{\text{MFT}} + R_{\text{core}}\right]_{\text{Sensitive }t} = \left[\sum \rho_{,t}\frac{len}{wid} + R_{\text{MFT}} + R_{\text{core}}\right]_{\text{Sensitive }t}, \quad (3.8)$$

$$\left[\sum_{c_g} c_g \times len \times wid + \sum_{c_{pq}} c_{pq} \times 2 \times len + C_{MPT}\right]_{\text{Brunner 1}} = \left[\sum_{c_g} c_g \times len \times wid + \sum_{c_{pq}} c_{pq} \times 2 \times len + C_{MPT}\right]_{\text{Brunner 2}},$$
(3.9)

where GR_{BS} and GR_{CS} are the upper bounds of parallel resistance and vier-coupling expectation for sensitive nets, respectively, for and will represent the length and which a layout this, respectively, R_{cS} is the short extensions per until length, C_{cS} is a substrate expectation per unit area, C_{cS} is wire-substrate expectations per until length, R_{cS} refers to the parallel resistance for malls degree transitions, R_{cS} refers to orient resistance, and C_{cS} refers to resistance demands for the field experimentary.

The nonlinear bounding constraints as shown in (3.6) – (3.9) are solved by nonlinear programming to generate a set of constants as the right-hand-side of related linear constraints. These linear constraints are shown as:

$$x_i - x_j \ge const$$
, $y_i - y_j \ge const$, (3.10)

$$x_i - x_j \le const \ y_i - y_j \le const$$
 (3.11)

$$x_i - x_j = x_k - x_l$$
, $y_i - y_j = y_k - y_l$, (3.12)

where s, and s, are layout geometric parameters in horizontal direction, y, and y, are layout geometric parameters in vertical direction, and s, and y, are geometric parameter representing symmetry axis in horizontal and vertical direction, respectively, and contri refers to a bound. (3.16) and (3.11) refer to linear constraints due to lower and apprebound constraints while (3.12) represents the linear constraints due to insuftling paramities.

In PB-RC, the parasitic bounds used in right-hand-side of (3.6) and (3.7) are generated by manually or semiautomatic simulations which are not directly related to layout reconstries. These predicted bounds are not accurate and may bring overconstraints to the formulation. Moreover, the correlation among all parasities is not considered in a clobal way.

3.2.3 Layout Compaction

The formulation of layout solving problem is mellinear due to the mellinearity and tree-dimension features of parasitic bounding constraints as shown in (1.6)-(1.5). Figure 3.3 shows the tree-dimensional layout generation from: The integration of new design rules and device since, and the post-processing of the retargeted layout using the longerpath algorithm are conducted simply following the techniques shown in (14). After the symbolic template is updated by noticizen parasitic constraints as well as symmetry constraints, as confinence problem is formulated.



Figure 3-3 Two-dimensional layout generation flow.

To improve the computational speed, graph compaction techniques are adopted to convert linear equations or inequalities into a graph form. An original graph is formed by converting all linear constraints in the updated layout template (e.g., minimum width constraints).

However, since nonlinear expressions or 4-parameter equations are not allowed in graph techniques, these constraints like parasitic constraints as shown in (3.6) - (3.7) or symmetry constraints as shown in (3.12) are kept as equations/inequalities which are handled later in the reduced-eranh solving phase. In Figure 3.3, the layout solving includes three sters: (1) generation of the reduced graph from symmetry and parasitic constraints: (2) solving the reduced graphs with nonlinear programming: (3) solving the complete constraint graph with longest-path algorithm. Here, a reduced graph is a simplified graph which is equivalent to the original constraint graph but with much fewer nodes and arcs. To ensure the equivalence between the original graph and the reduced one, weights of arcs between nodes are calculated by applying any longest-noth algorithm (e.g., Bellman-Ford algorithm in this work) from each core node to the other core nodes in the reduced graph. A set of new arc weights is then obtained and the updated core graph is converted to a set of equations and/or inequalities. By combining both horizontal and vertical converted linear constraints with the nonlinear parasitic constraints and 4parameter symmetry/matching constraints, the complete reduced graph is then constructed. This constraint graph can be solved by a nonlinear solver (e.g., IPOPT [49] in this dissertation).

The complete core graph may contain thousands of linear constraints and a very small number of nonlinear parasitic constraints for medium or large sized designs. It is slow to handle all these constraints (e.g., 95% linear contraints mixed with 5% nonlinear constraints) simultaneously. To improve the searching efficiency of the uniforms solver, as two-plane solving scheme is designed. In the first plane, a nonlinear only comparison of a two-plane solving scheme is designed. In the first plane, a nonlinear opic comparison (i.e., considering only parasities and symmetry-installing constraints) is solved using graph-based optimization, combined with nonlinear programming. In the second plane algorithm. The obtainess out of the first plane at an the star points of the second plane to separate the searching effect from a complete LP (i.e., linear programming) to a complete NLP (i.e., nonlinear programming). This scheme greatly improves the efficiency of the materio-search leaves for the searching effect from a complete LP (i.e., linear programming) to a complete NLP (i.e., nonlinear programming). This scheme greatly improves the efficiency of the materio-search leaves of the search of the first plane of the search of the search of the first plane of the search of the search

A set of optimal solutions is found by the nonlinear solver as a set of new arc weights for symmetry/parasitic nodes. By incorporating these optimal arc weights into the original graph, a complete graph, which includes all required constraints in an LP form, is formed. This complete graph can be finally solved to generate a set of solution geometries that forms a started levout.

3.3 Experimental Environment

The coding work for the proposed algorithms (as presented in Chapters 4, 5, and 6) was conducted in C/C++ under UNIX system on a Sun Blade 100 server.

Circuit netlists and simulation scripts were obtained from Cadence [50] Analog
Design Environment. The simulators involve HSPICE [10], SPECTRE [51] and SPICE3
[52] for analog circuits. For the double-ended LNA as shown in Figure 6-11, we took the

advantage of Cadence Ocean Script [53] to run multiple simulations across different sweep variables in a limited number of iterations. Moreover, HSPICERF [11] was used as the simulator for the NMOS LNA as shown in Figure 4-6.

The solvers of MOSEK [54] and LINDO [55] were involved as the linear programming solvers for the experiments in Chapter 4. Moreover, IPOPT [49] was used as the nonlinear and MINLP solver for the experiments in Chapter 5 and Chapter 6.

3.4 Summary

In this chapter, the preliminary template-based layout entrageting algorithm was executed. The fundamental flow of template extraction and layout computation were illustrated. The parasite bounding contrainin were discussed. The implementation environment for the research in this discretation was laid out. In the following chapters, the improved layout design algorithms for analog and RF layout retargeting will be presented.

4. Generation of Parasitic Solutions for Analog and RF Circuits

This chapter introduces an algorithm for generating parasitic solutions with the aid of performance sensitivities. The proposed flow is composed of three steps: parasitic bound generation, assimilities comparation and parasitic solution generation, (a). A bisearch algorithm is developed to automatically generate parasitic upper bounds from simulations. Sensitivity computation techniques are analyzed. The parasitic-contenting enteration within this chapter regards parasitie parameters an design variables, without considering layour geometries related to those parasities. The proposed flow has been implemented in a C++ package that automatically calls circuit simulation and linear programming solvers. The experimental results exhibit its effectiveness and efficiency in generating parasities doubtons for several manageR circuits.

4.1 Introduction

The previous attempts to generate parasitie solutions using performance sensitivities were introduced in [56] [57] [58]. This chapter introduces an improved algorithm that automatically generates parasitie solutions for analog RF circuits. The performance of analog and RF integrated circuits in very sensitive to physical issues such as device myle and interconnect parasities. The parasities, which includes resistances and capacitations and interconnect parasities. The parasities, which includes resistances and capacitation to the control of the comparison of the proposal formation for this chapter, the proposal formations for this chapter, the

peraisic bounds are automatically generated by using a bisensh algorithm that calls a series of circuit simulations. With the sild of sensitivity schaluper, performance sensitivity is calculated to represent the peraisic impacts on critori performance. The performance deviation is then modeled as the product of parasitic parameters and their performance sensitivities. This deviation is restricted within certain thresholds, in the proposed performance contribution, to make some of circuit performance.

The proposed parasitic-constraint generation algorithm has the following features:

 Upper bounds of unmatched and matched parasitics are automatically generated to offer linear-programming (LP) solvers maximum optimization flexibility;

(2) Since performance sensitivities may vary along with changing parasitics, centraldifference performance sensitivities are applied;

(3) Moreover, a performance-constrained formulation, which can be readily solved by any standard LP solver, is constructed.

The rest of this chapter in enganted as follows. Section 4.2 presents the problem definitions. Section 4.3 introduces a bissurch simulation based parentitio board generation algorithm. The formulation of the proposed parantia problem and the design flow are shown in Section 4.4. Experimental results are reported in Section 4.5. Section 4.6 gives a below these summary. In order to better illustrate the later sections, the notations used in this obserier or definition in Table 4-1.

Table 4-1 Notations list for Chapter 4.

Symbol	Description			
W,	A circuit performance parameter			
P,	A parasitic parameter			
Su	The sensitivity of W_i with respect to P_j			
AW,	The performance deviation of W; due to parasiti			
W_{t-spec}	The performance specification for W,			
AWimer	Maximum allowed deviation for W _i			
Pisolation	A parasitic solution of P;			
Pinhound	An upper bound of P _j			
Pinis	A feasible lower limit of P;			
Piner	A feasible upper limit of P _i			

4.2 Problem Definitions

4.2.1 Parasitic Solution Generation

Parasitic solution generation (i.e., generation of parasitic constraints) refers to the generation of a set of optimal parasitic solutions towards desired circuit performance. These solutions may involve parasitic resistances, capacitances and inductances. These solutions are in the form of (4.1) for solutions of non-matching parasities, and (4.2) for the solutions of rotathline remainies.

$$P_k = P_{k-solution}$$
 (4.1)

$$P_{m1} = P_{m2} = P_{m-solution}$$
 (4.2)

where P_{nl} and P_{nl} are two member parasities for a matching pair, and P_k is a nonmatching individual parasitie. For an individual penatic as above in (4.1), no matching requirements are offered, the only in penatic value affect circuit performance, in such a case, this practice must be limited within a certain upper bound. It is worth mentioning that, some penatics may improve certain circuit performance. However, a loyest tile physically has three puratics including in resistance, especitures and industance, and these three pursations and possible of the contraction of the properties of the properties of the contraction of the contraction of the AC gain but its capacitance counterpart digrades the AC gainty. Thus, all individual pursation must be optimized globally in minimar the induced performance degradation.

have differential pairs. Parasitic minutch can severely degrade circuit performance or even lead to a performance loss for analogi? Products. Since some device or interconnects are required to function identificial, mentiling passition within a maching pair share the same parasitic parameter as shawn in (42). Moreover, the shared value of a maching pair must also be restricted within an upper bound. Thus, matching parasities are handled by generating as set of shared schools for maching pair.

4.2.2 Performance Sensitivity

Performance sensitivity is used to quantify the dependence of circuit performance with respect to parasitics. The sensitivity of performance B_i with respect to parasitic P_i can be mathematically represented as

$$S_{ij} = \partial W_i / \partial P_j$$
, (4.3)

The amin'ny technique, which opples performance seministries on net penaltic for anday groting professes, was intulty abscused in [56], in the work, SPICDS simulations are fit on colored to generate performance guidents with report to parameter (e.g., whitega and current). Performance seministics with respect to penaltic sear them modeled as functions of circuit personnel guidents and certain independent are them modeled as functions of circuit personnel guidents and certain independent and the personnel guidents and certain independent and penaltic search guidents and certain independent and the expertise of using SPICID and has high computation controller.

To obtain the evaluation of performance semitrions using any circuit simulator, we depthy direct calculation of seminivity gradient in the proposed algorithm. This scheme takes advantage of readable simulated performances. The parasitics in the original layout are extracted and a circuit radial including variable parasities in set up for anomalies. Moreover, the presentation is a number of simulations. Let $W_{ij}(P)$ represent the simulated performance of W_{ij} when a parasitic of P_{ij} has a value $P_{ij}(P) = P_{ij}(U,E_{ij}(P))$, the summitties of $W_{ij}(P)$ with respect to P_{ij} can be calculated using filled difference approximation is.

$$S_{ij} = [W_{ij}(LB) - W_{ij}(UB)]/(LB - UB),$$
 (4.4)

where IB-UP refer to the lower/upper bound of the parasitic P, The sensitivity calculated with (4.4) approximately reflects the dependence of P, or P, within the domain (IB, UB). However, this approximation loses accuracy when the domain (IB, UB) is large since performance sensitivities can vary with changing perastics. To obtain accurate performance sensitivities around a parasitic value, we advance the sensitivity computation to a contral-difference approximation as:

$$S_u = [W_u(P + \Delta) - W_u(P - \Delta)]/2\Delta, \qquad (4.5)$$

where Δ is a minimum increment (e.g., $\Delta \leq 0.04 + L/B'$ in the thesis research). This expression is accurate enough when calculating performance sensitivities around a parasitic value. Therefore, (4.5) is adopted in the proposed algorithm. Here, upper bounds are determined as the values where sensitivities are calculated because our objective is to optimize parasitic parameters towards feasible large values around their upper bounds.

4.2.3 Performance Constraints

Circuit performance degradation due to pussition can be represented as a function layout pensitic parameters and related performance sensitivities. This function must be reneristed within the maximum alleved performance deviation. To simplify the implementation without two much compromising the accuracy, linear approximation is adopted to expand the total performance deviation into a linear summation of performance deviation due to ach practic. These performance constraints without considering layout geometrics have a general form of (4.6).

$$\sum \Delta W_{ij} \le \Delta W_{max}$$
, (4.6)

where ΔW_{ij} represents the performance deviation due to a certain parasitic, and ΔW_{max} refers to the maximum allowed performance deviation due to all parasitics. With performance sensitivities, a certain performance deviation ΔW_{ij} due to a parasitic P_{ij} can then be expanded into the product of a performance sensitivity and a parasitic parameter

$$\Delta W_{ij} = S_{ij} \times P_{j}. \qquad (4.7)$$

Linear approximation is adopted to expand the total performance deviation into a linear summation of performance deviation due to each parasitic. The expanded performance constraints can be represented as:

$$\sum_{j=1}^{N_g} S_{ij} \times P_j \le \Delta W_{i \, \text{max}} , \qquad (4.8)$$

where N_P represents the number of parasities affecting the performance covered in (4.8).

4.3 Parasitic-Bound Generation

A bisensh digentine is designed to automatically generate as of parasite reprebounds as shown in the prends-code of Figure 4.1. Two pointers called [cf] and right (lines 2.0 of (s)) are disfords. Simulations are always called to search a possible upper bound in the middle of the domain (s)d; right). Concretely, an iteration of simulation is conducted after assigning a parasite with a pointer named current which is the average of sight and right (lines 2.5 of (s)). An initial tension of simulation is for conducted (lines 2.5 in (s)) to generate a set of starting performances. Based on starting performances, ducisions of more simulations are made; lines 4.24 of (s)) to further strink the searching domain of (s)d; right). The supper bound in finally detected when performance approximantly reaches in specification (a. , simulated performance is in specifications).

```
boundGeneration
         Begin
          initialization (upperbound, left, right) <= (0, 0, initial);
             simulate (left, right):
             While (upperbound = 0) Do
               If (all performances meet specifications && current = initial)
                      upperbound <= initial:
              else if (more than one performance fails to meet specification
                       right <= current;
                      simulate (left, right);
              else if (only one performance called W, fails to meet specification)
                      While (W. != ity specification) Do
                           If (W, fails its specification)
                                right <= current:
                                almadate (left right)
                            else if (W, is better than its specification
                                left <= current:
                                simulate (left, right):
                            else
                               upperbound <= current;
20
                           end if
                       left <= current:
                       simulate (left, right):
                and if
         End
                                        (a)
```

```
simulate

1 Begin

current <= (left+right)/2;

3 simulate the netlist given P<sub>i</sub> = current;

End

(h)
```

Figure 4-1 A bisearch algorithm for parasitic upper bound generation.

as a set of performance specifications. This flow is simulation-based, which takes advantage of the readable performances from circuit simulations using any simulator of the designer's choice.



Figure 4-2 Design flow of parasitic-solution generation.

With the circuit netist incorporating variable parasities, a bound-outch engine is activated to conduct a set of simulations using any standard circuit simulator. For different scenarios defined in the biscarch algorithm as shown in Figure 4.1, a set of simulated performances are setup. These simulated performances as well as the performance specifications are incorporated into a sensitivity engine for sensitivity computation. Central-difference performance sensitivities with respect to parasities are then generated by using the method as discussed in Section 24.2. These sensitivities are used to contract as for performance constraints which the generated upper bounds are used to construct a set of bounding constraints in the formulation. The formulated problems in faulty solved by an LP solver and a set of parasitic solutions are eventually

4.4.2 Parasitic-Problem Formulation

The formulation of the parasitive-solution problem is shown in (4.9). (4.12). The objective of the optimization is to maximize parasitive a shown in (4.9) while needing performance constraints. It is to be noted that, larger parasitive sausily correspond to less complianted layout structures, which in turn provides layout solving with wider flexibility. In can be seen that the formulation advore is a linear programming problem. Due to the linearity of its objections and constraints, the formulated problem can be remainly modeled and odvolv with a standard IT solvice.

The objective function is modeled as linear summation of all paramile personnel limited by the weight as above in (4.9). The respected of the upper bound $(P_{j,rodec})$ is not be quantify the contribution of P_j to the event objective function. These respectals are designed to ensure that a relatively large paramite solution is generated if its upper bound in relatively large. For maching paramites, a single parameter is used to represent the identitive value for a pair of maching paramites, in single parameter in used to represent the identitive value for a pair of maching paramites, a single parameter in used to represent the identitive value for a pair of maching paramites in the performance committee of (4.10).

Maximize
$$\sum_{j=1}^{N_0} (1/P_{j-based})P_j$$
Subject to:

$$\sum_{i}^{N_{i}} S_{ii} \times P_{j} \leq \Delta W_{cons}$$
(4.1)

$$P_{j-min} \le P_j \le P_{j-max}$$
 (4.1)

$$P_j \le P_{j-abund}$$
 (4.12)

As not of paramitic bounds (P_{notion}) can be generated by provide the LP-solver with an information solving flexibility about in (4.12). However, our desired flexibility mat samultaneously consider both solving faculatily, and solution usability. To make solution usability, not consider both and maximum flexibility and solution usability. To make solution usability, not the solution of the solution of the solution of the layer of the solution usability in the layer of the layer of the solution of the layer of the solution of the layer value of does the finite layer geometris (i.e., $P_{prince} \leq P_{prince}$ always holds).

4.5 Experiments

The proposed parasitic-obulion generation flow (i.e., called FLP breather) has been implemented in C++ language under CNEY system. The commercial solver MOSEK is used as our LP solving engine. In this section, we present the results of sensitivity-based parasitic-obulion generation on several analog/RF circuits: a non-stage Millor-parasitic-obulion generation on

componented operational amplifier (called opamp hereafter) as shown in Figure 4-4, a single-ended folded-cascode opamp as shown in Figure 4-5 and an NMOS cascode LNA as shown in Figure 4-6. The three circuits are designed in TSMC18 technology.

To demonstrate the superior effectionness of the proposed approach (i.e., P.J.P., an alternative approach (candel P.N.C. tearlier) is step; using LC Defectely sensitive) computation techniques in 10pl following the free intended in [37]. P.N.C. approach calculates performance sensitivities using vellagarizaries sensitivities and parameters of frequency/more with the sail of a specified simulator SPECE. In constant, P.J.F. fourner direct sensitivity computation with resembled accuracy by simulating writide presention and parameters. Am R.C. amould [37] as shown in is used to represent interconnect parameters in the circuit sentime for analog designs. The nets of sensitive paramities are industrial in the subsension. ISPICE is used as the simulature for both openses and ISPICERF for the LND.

HSPICEHSPICERF is one of the most powerful analogiRF simulators. These simulators feature effective and fast evaluation of readable Transient, DC and AC performances.

Figure 4-3 An RC n-model for a parasitic interconnect.




Figure 4-4 A two-stage Miller-compensated opamp.




Figure 4-5 A single-ended folded-cascode opamp.




Figure 4-6 An NMOS LNA.

First of all, pensitic solutions war generated by F-LP and FAC Con the operational registre. With the same pensitic appre bounds, sensitivity computation was rendered using the afferencements control-difference solution (sensitive FAC) responsed to the traditional assumitivity techniques within FAC. The competitions of some generated represence sensitivities and simulated circuit performance or responsed to Table 4.2. To simplify the competions, only the performance of AC gain is considered and assumetions of the critical parasition are responde. The observations are (1) sensitivities generated by both nethods are cloudy controlled of, closure propertionally); (2) FACC sensitivities are generally much smaller than FALP once, meaning a waves case of Table 4-2 Sensitivities and simulated performances for P-LP/P-UC.

	Parasitic Res. (Ω)	Sensitivities of Gain (dB/Ω)		Solution Performance	
		P-LP	P-UC	P-LP	P-UC
Two stage opamp	R3a	-0.0324	-0.0020	Gain-	Gain= 60.1
	R3c	Match	Match		
	R2c	-0.1450	-0.0296	04.0	
Folded- cascode opamp	R3a	-0.0046	-0.0007		Gain- 57.5
	R3b	-0.0096	-0.0012		
	R3c	Match	Match	Gain- 60.6	
	R2	-0.0068	-0.0021	00.0	
	R6	Match	Match	1	

Then, the P-LP algorithm was used to conduct passistic-solution generation on the aforementioned three circuits. Performances of AC gain, bandwidth and phase margin are considered for both opamps. RF performances of S-parameters and noise figure are considered for the LNA. Performance specifications, nominal performance values and maximum allowable performance deviations are listed in Table 4-3. For instance, the AC. gain specification of the two-stage opamp is 60 dB, its nominal gain (without parasitic impacts) is 64.5 dB, and its maximum allowed deviation is -4.5 dB.

Table 4-3 Performance Requirements.

		Gain (dB)	Bandwidth (MHz)	Phase Margin (°)
	W_{l-spec}	60.0	100.0	90.0
Two-stage Opamp	dW_{inver}	64.5103	107.3	90.5290
Opamp	dW_{i-mer}	-4.5103	-7.3	-0.5290
	W_{i-qec}	60.0	60.0	60.0
Cascode Opamp	ΔW_{i-now}	60.6473	63.44	61.1924
	ΔW_{i-mer}	-0.6473	-3.44	-1.1924
Cascode LNA		S12(dB)	S21(dB)	Noise Figure(dB)
	W_{t-mec}	-25	-30	30
	ΔW_{i-non}	-36.2053	-18.7896	26.7383
	AW-max	11.2053	-11.2104	3.2617

The paratite opper bounds, performance sensitivities and approximal paratite functions for parasitie resistence and equicationes or proposition region in Table 4-6 for the unstage opamp, Table 4-5 for the cancole opamp and Table 4-6 for the LNA. For instance, in Table 4-4, the mustaling parasities of £18-25c corresponds to the shared paratites of the differentiation in the differentiation of the differentiation in the differentiation of the differentiation paratite (2 ft) are support bound paratite (2 ft) are support bound that the differentiation is the differentiation of the differentiation in the differentiation is the differentiation of the differentiation in the differentiation is the differentiation of the differentiation in the differentiation of the differentiati

of 50 Ω . The semitivities of \$125, \$21 and noise /igure with respect to this permitte are 0.0025 ± 0.002 , ± 0.003 ± 0.002 ± 0.002 , ± 0.002 ± 0.002 . The presented solution of this permitte is 50 Ω . It is worth observing that, some permittee are improve certain circuit performance since their reported performance seminivities are positive. For example, the bandwidth seminivity for R10 is 0.4 ± 0.002 ± 0.002 and ± 0.002 ± 0.0

Table 4-4 Upper bounds, performance sensitivities and solutions of parasitic resistances and capacitances for the two-stage opamp.

Parasitic	Bounds (Ω, fF)	Sens. (Gain)	Sens. (Bandwidth)	Sens. (PhaseMargin)	Solution
R3a=R3c	16.2	-0.032	-0.48	-0.0086	16.2
R3b	78.9	-0.057	-0.08	-0.0014	78.9
R2a	48.5	0.031	0.24	-0.0471	48.5
R2b	100	-0.001	-0.007	-0.0043	100
R2c	35.1	-0.145	-0.11	-0.0023	25.0
R2d	47.9	0.0001	0	-0.0113	45.9
R2e	100	0.0012	0.4	0.13	100
R10	100	0	0.4	0.1299	100
C3a=C3c	1e-12	0	-0.01	0.0034	1e-12
C3b	1e-12	0	0	0.0014	1e-12
C2a	9e-14	0	-0.023	-0.0592	8.8e-14
C2b	9e-14	0	-0.023	-0.0592	8.8e-14
C2c	9e-14	0	-0.023	-0.0592	8.8e-14
C2d	9e-14	0	-0.023	-0.0592	8.8e-14
C2e	9e-14	0	-0.023	-0.0592	8.8e-14
C10	1e-12	0	0	0.0121	5.6e-13

Table 4-5 Upper bounds, performance sensitivities and solutions of parasitic resistances and capacitances for the cascode opamp.

Parasitic	Bounds (Ω, fF)	Sens. (Gain)	Sens. (Bandwidth)	Sens. (Phase Margin)	Solution
R1b=R4b	200	-0.0029	0	0.0003	200
R1c=R4c	200	0.0013	0	-0.0015	200
R3b=R3c	146	-0.0096	-0.02	0.0056	3.6
R2=R6	117	-0.0136	0	-0.0007	3.9
Rla	85.9	-0.0036	0	-0.0002	85.9
R4a	200	0.0031	0	-0.0005	200
R3a	200	-0.0046	0	0	200
R5a	200	0.002	0	-0.0002	200
R5b	200	-0.0114	0	0.0017	5.1
R5c	200	-0.0085	0	-0.0008	81
R5d	200	-0.0278	0	0.001	5.7
R5e	200	-0.0175	0	0.0008	6
R8a	200	-0.0023	0	-0.0001	200
R8b	200	0.0072	0	-0.0004	200
C1b=C4b	27.6	0	-0.01	-0.0426	27.6
Clc=C4c	27.6	0	-0.01	-0.0426	27.6
C3b=C3c	17.1	0	0.01	-0.0076	17.1
C2=C6	200	0	-0.02	0.0014	118.9
Cla	56.7	0	-0.01	-0.0202	56.7
C4a	56.7	0	0	-0.0207	56.7
C3a	34.2	0	0	-0.0038	34.2
C5a	38.3	0	-0.02	-0.0298	38.3
C5b	38.3	0	-0.02	-0.0298	38.3
C5c	38.3	0	+0.02	-0.0298	38.3
CSI	38.3	0	-0.02	-0.0298	38.3
C5e	38.3	0	-0.02	-0.0298	38.3
C8u	41.6	0	-0.08	0.0356	41.6
C8b	41.6	0	-0.08	0.0356	41.6

Table 4-6 Upper bounds, performance sensitivities and solutions of parasitic resistances and capacitances for the NMOS LNA.

Parasitic	Bounds (Ω, fF)	Sens. (S12)	Sens. (S21)	Sens. (Noise Figure)	Solution
RI	50	0.0025	-0.0013	0.0002	50
R2	50	-0.0126	0.0070	-0.0024	50
R3	50	-0.0189	0.0026	-0.0021	50
R4	50	0.0570	-0.0201	0.0041	50
R5	17.3	-0.1591	-0.1869	0.0540	13.7
R6	50	0	0	0	50
R7	38.5	0.0366	-0.1272	0.0203	21.2
CI	50	-0.0023	-0.0023	0.0006	50
C2	50	-0.0023	-0.0023	0.0006	50
Cl	50	-0.0023	-0.0023	0.0006	50
CI	50	0	0	0	50
CS	50	0.0141	0.0123	-0.0047	50
C6	50	-0.0060	-0.0060	0	50
C7	50	-0.0060	-0.0060	0	50

Table 4-7 Time efficiency statistics for P-LP.

Circuits	Time (s)		
Two Stage OPAMP	397		
Cascode OPAMP	553		
NMOS cascode LNA	116		

4.6 Summary

In this chapter, an algorithm of automatic parasitic-ordation generation was presented for analog/RF circuits. An automatic parasitic-board generator was con-Sensitivity computation techniques and performance constitute models were demonstrand. The proposed flow was implemented in C++ language and experiments of three analog and RF circuits were conducted. The efficiency and efficiences of our proposed approach were reported.

Although the parasitic upper bounds and performance sensitivities generated by the algorithm can be further used in the layout generation problems, the algorithm proposed in this chapter was limited to a simulation-based parasitic control. The algorithm does not physically relate parasitic parameters to their layout geometries. To achieve a geometryinvolved layout optimization flow, pravailer parameters will be expended into geometric structures in Chapters 5 and 6 or furthy link the performance constraints with layout geometric for anniabel? Edosium.

5. Performance-Constrained Parasitic-Aware Retargeting of Analog Layouts

This chapter presents a sumplate-based algorithm that conducts automate performance-commission parasities-wave retargating of studies Juyotet. As a further extension of Chapter 4, which only considers variable-based parasities (i.e., no geometric involveds), Juyout geometric services-consistivity model lamp that present parasities (i.e., no geometric involveds), Juyout geometric services-consistivity model lamp teams and partition appelles a piecewise-consistivity model lamp teams and partition and allowed performance deviation [6]. The formulated problems in facility solved unaximum allowed performance deviation [6]. The formulated problems in facility solved unaximum allowed performance constraints with underlanger molinitum pergramming. The algorithm has been incorporated into IPRAIL [7]. It is demonstrated to be effective and efficient when retargating making Juyouts to new technologies andive updated specifications.

5.1 Introduction

The preliminary work in [9] presents a parasitis-saure optimization how as an effective solution to analog layor strateging, in that work, a set of parasitic bounds are manually estimated through simulations before layout generation. These bounds are used to constrain corresponding geometric parasitic expressions. However, the parasitic bounds are obtained from circuit simulations without considering layout geometries.

Moreover, each parasite bound is enforced in certain separate parasite constraints. This scheme fails to consider the correlation and/or carcellation among all the parasities that can affect the same performance. Thus, the control of parasities is not handled in a global manner. More important, the bounding limits may over-contrain the problem or even render it infeasible.

To active a global performance optimization with accurate parasitic corrost, the chapter presents a performance-contained sensitivity-based retargating algorithm. This approach features direct performance constraints in a geometry-based global optimization. Accurate performance sensitivities due to parasities are applied by adequation approach accurate performance constraint enterprises optimization performance contained readpression for formalized as a mixed-integer nonlinear programming problem. Compared to the bound-based restargating method [19] (40) heavilier within this chapter), better schoolikely in substanced by promoting the occumination due the grouped parasitie bounds.

The rest of the chapter is organized as follows. Section 5.2 introduces the proposed design flow. Section 5.3 discusses the mathematical modeling scheme in our approach. We introduce the piecewise sensitivities in Section 5.4. The parasitic-problem formulation is provided in Section 5.5. Section 5.6 reports the experimental results followed by a chapter summary made in Section 5.7.

5.2 Design Flow

Figure 5-1 shows the proposed performance-constrained layout retargeting flow. This flow has three major steps including the sensitivity computation, the layout template extraction and the layout generation. This flow handles process migration as well as performance retargeting for analog layouts with the capability of incorporating userimposed constraints (e.g., new symmetry requirements) into ordinariation.



Figure 5-1 Λ performance-constrained analog layout retargeting flow.

After a notifie in extracted from an original layou, target technology and performance requirements are incorporated to form an optical actific. A sensitivity angine than automatically conducts a surface of simulations to generate piecewise performance sensitivities with respect to variable prantition in the updated notific. The generated piecewise sensitivities are used to construct MINLP performance constraint. Over the original conhecting design and a popular simple centracts all the expertise embedded is an existing layout to construct a symbolic template, which is composed of a set of lones constraints. This template is further updated by uncorporating MINLP performance constraints, new device sizes, and new symmetry-installating constraints. A layout generator can then solve the updated layout

template to achieve a minimum layout area while meeting floorplan, symmotry/matching, preximity and performance constraints. The formulated layout-generation problem is solved by using graph-based techniques [60] combined with mixed-integer nonlinear moreamminia.

5.3 Mathematical Modeling

5.3.1 Interconnect Parasities

Layor paratics considered in the depter involve parasitive resistance and wiresubstate capacitance. A layor this is a vestage on a layer within a layor. Each circuit in cludes as not of these (i.e., restaugles) and the sub-parasitive in the unit of in the parasitie. Assume the length and width of a tile are represented as (x, s) and (y, s), respectively, where (y, y) and (x_0, y) are left-bottom and right-top corner coordinates of the life. The parasitive resistance and wite-orderize expectance for a tile can be maintenancially recreated with the assortions.

$$R = \rho_{xt} \times (x_r \cdot x_t) / (y_r \cdot y_t),$$
 (5.1)

$$C_{sub} = c_u \times (x_r - x_l) \times (y_r - y_l) + c_{xx} \times 2 \times (x_r - x_l).$$
 (5.2)

where ρ_{ik} is the sheet resistance per unit length, c_{ik} is a substrate capacitance per unit area, and c_{ik} is wire-substrate capacitance per unit length.

The analytical formulae above are applicable for lumped interconnect models. Very accurate interconnect RC estimations typically require the use of expensive EM field sofvers. Even though these estimations are accurate, it might take days for EM solvers to complete interconnect solving even for a medium-sized circuit. This method is obviously unacceptable for our layout problem since the maximum execution time of a layout process is within minutes as reported in this dissertation.

For small, design such as vier string and global resting, longed intercented social (§19(1)(1)(2)) are advocated due to their analytical clause form expressions, fast computation speed, and good fidelity with report to simulation. Lumped intercented models (§10(1)) and exercising the intercented study by a service-such of 19(1)(1) for such actions (§10(1)). So acrossys (§10, 2) (§10) (§10) are socialistic flow in grant part of the such part of the such considering the significant reduction of intercented solving time (§10, for days to seconds). Thus, a simple lumped resistonce equations (EC) smooth at solven in Figure 4.1) a should not usually to report present intercences.

5.3.2 Performance Constraints

Pofermanes sentitivities are dichied to represent the dependence of conformance with represent policy and performance strativity and its corresponding perasite (softer resistance or capacitance) is used to model the performance deviation due to the pression. In addition, however, the process are desirable and the conformance deviation to the softer performance, the softer soft school the chief for the first performance, in order to source certain deviate circuit performance, the study performance deviation must be restricted within a maximum allowed belience. Therefore, the seministic based performance contrains on the representation on the representation on the registeration of the registerat

$$\sum S_{no} \times R(x, y) + \sum S_{ndoop} \times C_{nd}(x, y) \le \Delta W_{max}, \qquad (5.3)$$

where R(x, y) and $C_{sol}(x, y)$ refer to geometric expressions for parasitic resistance and wire-substrate capacitance; S_{res} and S_{solvap} represent performance sensitivities for R(x, y)and $C_{sol}(x, y)$; x and y represent related horizontal and vertical layout geometries.

5.3.3 Parasitic Matchine Constraints

Matching purasitic constraints are indispensable for the parasitic-aware layout generation problem. Mismatch of parasitic structures can dramatically degrade the circuit performance. Thus, two parasitic geometric structures for a matching pair must be placed identically as shown in 15.43.

$$P_{\pi i}(x, y) = P_{\pi i}(x, y),$$
 (5.4)

where $P_{xl}(x, y)$ and $P_{xl}(x, y)$ are two geometric parasitic expressions to be enforced as identical.

5.4 Sensitivity Computation

5.4.1 Central-Difference Sensitivity Approximation

As discussed in Section 4.3.2, central difference sensitivities can approximate the performance dependence on a parasitic around certain parasitic value as:

$$S_{ij} = [W_{ij}(P_{jijk} + \Delta) - W_{ij}(P_{jijk} - \Delta)]/2\Delta,$$
 (5.5)

where $P_{j \in S}$ is the upper bound of a parasitic P_j and Δ is a small interval. Here, the worstcase sensitivity is calculated around a parasitic upper bound due to: (1) a small parasitic increase over its upper bound may result in a performance loss; (2) around an upper bound, the absolute value of performance sensitivity normally reaches the largest and therefore this is the worst case.

Less-essitive and insensitive parasities have smaller performance sensitivities which contribble entrally a small portion of the old performance desirios. Thus, the central-difference approach can be used to generate plain worst-case sensitivities to approximate these parasitic impacts. However, for sensitive norts, the sensitivities are approximate these parasitic impacts. However, for sensitive norts, the sensitivities are leaded to the region of the performance of the performance

5.4.2 Piecewise Sensitivity Approximation

Piecewise sensitivities are modeled to better approximate the dependence of performance on sensitive parasities. Firstly sensitivity analysis is conducted to identify a set of sensitive parasities through simulations. Then, the familie range for each sensitive parasities divided into a number of small segments. A feasible range is defined as the maximum acope that the value of a parasitic can cover. Worst-case performance sensitivity (called segmental sensitivity to excludated to represent a parasitic impact for each segment, and piecewise sensitivity can be built up as a linear function of binary-integer variables and segmental sensitivities to represent the total performance dependence on a sensitive parasitie.

To soil high computation cord for to applying abundant himsylvinger variable, a proper number of segments needed for a sensitive paramitic should be determined understring solvability and efficiency. The number of segments for a sensitive paramitic in modeled as a function of two sensitivity-related factors (i.e., S_{min} and a) is show in (S_{2}) and (S_{2}) first, the run in ((S_{2}, a)) and (S_{2}) is calculated using the largest and smallest segmental sensitivities (i.e., S_{min} and S_{min} derived from inflations) for certain parasitie, no represent the fluctuations of fits segmental sensitivities.

$$\alpha = S_{\text{jmin}} / S_{\text{jmax}}, \qquad (5.6)$$

$$N_{\text{reg}} = N(\alpha, S_{\text{journ}}),$$
 (

where $N_{\rm reg}$ is the determined number of segments for a parasitic.

In this way, a reasonable accuracy can be ableved by molecularly increasing the interest of segments, whereas the suncescury among the Stangardinger streaming for redundant suggested sensitivities in reduced to a minimum. It is to be noted that, piecewise assumitations are only generated for sensitive parasities, which is expectainguistrate whom applies the piecewise scheme in leading a buge number of perastrisfice larger designs. Moreover, it is not worthwhile to segment insensitive parasities at a since these parasities have they sensitivities and buge upope bounds that the related layout generative can having below even without an equivalentation.

With a set of segmental semitivities, we have adopted a binary-integr (0-1) method [63] to incorporate them into the formulation, 10 our formulation, 0-1 variables are applied to construct the piecewise sensitivity model as shown in (5.8), which is a linear function of a set of binary-integer variables limited by corresponding segmental

sensitivities. Binary-integer variables function as multi-disable switches for the selection of effective segmental sensitivity, Let $\{B_1,B_2,\dots B_n\}$ is as set of binary integers $\{c_1,E_n\}$ $\{c_2,E_n\}$ and $\{c_3,C_n\}$ as the corresponding segmental sensitivities for sensitive parasitie, the piecewise scheme can be applied by incorporating the constraints as shown in (5.58)-5.03, say, for a performance B with respect to a parasitic P.

$$S_{ij} = \sum_{n=1}^{N_{ij}} B_n S_n , \qquad (5.1)$$

$$\sum_{a=1}^{N_{m}} B_{a} = \sum_{a=1}^{N_{m}} B_{a} = 1, B_{a} \in \{0, 1\}.$$
(5.5)

$$B_n(P - P_{nl}) \ge 0 \&\& B_n(P - P_{nl}) \le 0,$$
 (5.10)

where N_{reg} refers to the determined number of segments for a parasitic, N_{reg} $/N_{reg}$ refers to the number of segments for a parasitic resistance/capacitance, and the domain (P_{rl}, P_{rl}) represents the segment where $B_s = 1$ can hold.

For any limition of optimization, only one limits you within the test $\{B, B_0, \dots, B_{nd}\}$ corresponds to the set of parasitie regiments where $\{B, S_0, \dots, S_{nd}\}$ is calculated. Thus, only one efficiency segmental neutrinity in $\{B, S_0, \dots, S_{nd}\}$ is calculated. Thus, only one efficiency segmental neutrinity is resulted in the optimization benefits of the segmental neutrinity is matched in the equitations, benefits of the second only when a parasitie is is accordingly bounded within that segment. This bounding is applied using a $\{B, S_0, \dots, S_{nd}\}$ is accordingly bounded within that segment. This bounding is applied using $\{B, S_0, \dots, S_{nd}\}$ of $\{B, S_0, \dots, S_{nd}\}$ is a second only $\{B, S_0, \dots, S_{nd}\}$ in an invariant TRUE. When B_0 is $\{B, S_0, \dots, S_{nd}\}$ is an invariant TRUE. When B_0 is $\{B, S_0, \dots, S_{nd}\}$ is an invariant TRUE.

$$\sum_{i=1}^{N} \left[\left(\sum_{j=1}^{N_{max}} B_{\alpha} S_{\alpha} \right) \times P_{j}(x, y) \right] \le \Delta W_{max}, \quad (5.1)$$

where N refers to the number of parasitics affecting a considered performance, and N_{exp} refers to the determined number of segments for a considered parasitic.

5.5 Problem Formulation and Layout Solving

5.5.1 Problem Formulation

The performance-constrained piecewise-based parasitic problem is formulated as shown in (5.12)-(5.16), besides basic constraints for design rules and symmetry.

Minimize
$$(x_m - x_{\bar{\alpha}}) \times (y_m - y_{\bar{\alpha}}),$$
 (5.12)
Subject To

$$\tilde{\Sigma}[(\tilde{\sum} B_i S_i) \times B_j(x, y) + (\tilde{\sum} B_i S_i) \times C_j(x, y)] \le \Delta W_{i,mn}$$

$$P_{m1}(x, y) = P_{m2}(x, y),$$
 (5.14)

$$\sum_{a=1}^{N_{m}} B_{a} = \sum_{n=1}^{N_{m}} B_{n} = 1, B_{n} \in \{0, 1\}.$$
(5.15)

$$B_{\pi}(P - P_{\pi l}) \ge 0 \&\& B_{\pi}(P - P_{\pi l}) \le 0,$$
 (5.16)

where
$$(x_{rr}, x_{lls}, y_{rrs}, y_{ll})$$
 represents the boundaries of a layout, $\sum_{s=l}^{n} B_s S_s$ and $\sum_{s=l}^{n} B_s S_s$

refer to the piecewise performance sensitivities with respect to parasitic resistances and wire-substrate capacitances, respectively. Rather than generating a set of geometric constraints with parasitic bounds, the intrinsic relationship between performance and parasitics is modeled as a mixed-integer modelouer function of layout geometric rentricted within the maximum allowed performance deviation. Besides the performance constraints due to individual parasitics, manshing parasitic commission as shown in CLFJ are also included in the constraint set to avail admixible deviate of reformance loss.

Due to the nonlinearity of pursaints expressions as shown in (S.1)-6.23, and historyinteger features of performance constraints as shown in (S.13), the formulated problem is a misod-integer resolution; programming problem [64]. POPT [64] is selected as our MINLP solver due to the following facts. IPOPT can solve nonlinear problems with nonconvex contraints involving binary-integer (0-1) design variethes. Moreover, it not only features promising local convergence for nonlinear search, but also guarantees global convergence by using a filter-based line search strategy.

5.5.2 Layout Generation

The loop at generatin flow is shown in Figure 5.2. The Isyon generation includes three stape (1) generation of a robode graph from symmetry maching and performance constraints for a loyant, (2) solving the roboded graph with MNLP, (7) solving the complex LP constraint graph with Inegoc-path algorithm. It is to be noted that, hortestant and vortical countering graphs are generated and solving separately within the flow. To improve the searching efficiency of the MNLP solver, a two-paine solving a scheme is utilized bytes in the first plants, MNLP only problem of a robotated graph (i.e., considering only performance and symmetry-intuching constitution is solved using intuck-sinteger nonlinear programming. In the second phase, a linear only compection of an LP complete constraint graph is conducted using graph-based optimization combined with linear programming. The solutions use of the first phase provide the start points of the second phase to separate the searching effort from a complete MINLP to a complete



Figure 5-2 A performance-driven layout generation flow.

With the entire set of constraints, layout generation is conducted to solve the layout problem. The layout generator is a template-solving engine that enforces the constraints related to extracted exsertise from original layouts, symmetry/matching, performance requirement, now device since and new technology design rules. To enhance the computation speed, apply companion techniques are adopted to convert linear equirem or inequalities into a graph form. A reduced apply in a simplified apply which is equivalent (for the core modes) to the original constraint graph the with many forer nodes and sees. A small practice-included layers in shown in Figure 5-5 as an example, and in graph board [stope quantion in spars who see in Figure 5-4.

An original graph is shown in Figure 3-440 cm be derived by converting all linear contraints (e.g., minimum whiled commission in Figure 3-50 line a graph from Horwert, size MINICP performance contraints (i.e., the constraint in Figure 3-46-5) or Figure 5-4(6-1)) or symmetry-installing commission (i.e., the constraint in Figure 5-46-5) or Figure 5-46-5) are not allowed in graph techniques, however, constitution are kept an experiment impulsion which are related graphs in the figure 5-46-5 or reconstraints impulsion which are related graphs are the first indeed graph.



Figure 5-3 An example layout with parasitic tiles.

Figure 5-4(a) shows an original constraint graph consisting of 17 nodes and 22 arcs. In the reduced graph of Figure 5-4(c), only 11 nodes (called core nodes that are marked gray in the figures) and 12 ares related to boundary, symmetry/matching and performance are involved. To ensure the equivinence between the original graph and the reduced one, english of ears between modes are calculated by applying any bequest-pash digentime (e.g., Bellman-Ford algorithm in this work) from each over node to the other core nodes in the reduced graph. For example, the are weight from FP to FB has a longest path of a longer path or the original graph. These crops pairs with longer-path are weight is then converted to a set of equations and/or inequalities. By combining the converted linear constraints with performance and symmetry constraints, the complete reducedpath contrastint or this converted on the Section Impact—54(4). Here F-4(4).

To form a complex LP graph that includes all needed contraints, we must incorporate Figure 5-46() to the original graph. Thus, those 4-parameter and MRNLY constraints must be converted into combination of two-variable commission of two-variable contraints of the contraints of two contraints of two contraints on the contraints of two contraints and the solidons of performance contraints must be obtained by solving the reduced-graph contraints set which includes the contraints of both Figure 5-4(c) and Figure 5-40.

After a set of optimal solutions is exposed by the MMXP solver, the solutions detected to promotive principal, and performance commission contexts of the optimal are weights for the 2-weights consented performance/symmetry-installing constraints as shown in Figure 3-461. By temporating flows optimal are weights into the original graph, compiler goal formed an above in Figure 2-476 is a complete I form compiler commissing graph can be solved using my longer-goal algorithm. The solutions derived from this constitution of some large solved graph and graphed for the constitution of the confidence of the constitution of the confidence of the confidence of the confidence of the constitution of the confidence of



igure 5-4 An example of graph-based layout solving, (a) an original graph, (c) a reduced-sized equivalent core graph. (f) a complete graph.

5.6 Experimental Results

The proposed algorithm has been integrated into IPRAIL in this section, we report results of layout retargating on two analog circuits: a re-stratege Miller-component operational amplifier as shown in Figure 4-4 and a single-ended foliated curved engang as shown in Figure 4-5. The retargating was conducted from a 0.25µm CMOS process to a 0.16µm CMOS recesses with unded of performance meeditations.

After the steps of piecewise preferance sensitivities, parasitie-owner legout ortegeting was performed using our proposel preference constraint intradistrage method (called PMI). To demonstrate the superior effectiveness and efficiency of our method, bound-haved parasitie-aware entrageting [9] (called PS) was also conducted. In addition, to show the piecewise sensitivities obtain higher accuracy over implece entradifference worst-case sensitivities, we set up a similar flow (called PS) of using single worst-case sensitivities (non-piecewise) supported by mediumer programming. All those methods were used for restrageting the same bourse and the results we composed.

Performances of AC gain, bandwidth, phase margin, and gain margin were considered in retargeting. Here, to determine the number of segments for sensitive parasities with a good trade-off, criteria tables were designed as shown in Table 5-1 for parasitic resistances and Table 5-2 for parasitic capacitances. In Table 5-1 and Table 5-2, the first two columns report the criterion for the maximum segmental sensitivities (i.e., substrate caracitances, respectively. The last column lists the determined number of segments for a considered parasitic. For instance, in the fourth row of Table 5-1, [0.6, 0.8) is a domain from 0.6 to 0.8 including the value 0.6 but excluding the value 0.8. When the worst-case summental sensitivity for a parasitic resistance is within (0.025, 0.05) and its fluctuation is within 10.6, 0.8), the number of segments for this parasitic is determined as 2. An observation is that, the criterion for wire-substrate capacitances are much easier than those of parasitic resistances. This is because, the performance sensitivities with respect to wire-substrate canacitances are generally very small for analog retargeting at lower frequency, compared to those for parasitic resistances.

Paramite bounds for PB and preferenmon semitivities for PSPM are bitsed in Table 5-5 fire the two-stage opany and Table 5-4 fire the cus-order opany. For example, for the RR in Table 5-3, we have $(S_{total}) = 0.008 \times (100, 0.1)$ and $y = 0.05 \times (100, 0.1)$. The number of supports for the paramite of 40 is the determined as J according to the criteria in the eight new of Table 5-1, Due to space limitation, information of only substitute paramite restinates engaging AC gain for the two-stage opensy and information consists operative restinates engaging AC gain for the two-stage opensy and information

of only sensitive wire-substrate capacitances regarding phase margin for the cascod opamp are reported.

Table 5-1 Criterion of determining the number of segments for parasitic

S _{Cmm}	[4]	N_{seg}
≤ 0.025	Any	1
Any	[0.8, 1]	1
	[0.6, 0.8)	2
(0.025, 0.05)	[0.4, 0.6)	3
	[0.025, 0.4)	4
	[0.7, 0.8)	2
[0.05, 0.1)	[0.6, 0.7)	3
	[0.05, 0.6)	4
>0.1	Any	4
Any	50.2	4

Table 5-2 Criterion of determining the number of segments for parasitic capacitances.

$ S_{i,max} $	[41]	N_{seg}
≤ 0.001	Any	- 1
Any	≤ 0.5	4
	[0.9, 1]	1
≥ 0.001	[0.7, 0.9)	2
	(0.5, 0.7)	3

In Table 53 and Table 54, the PR house and PS were cone sensitivities are lined in the second and find columns. The last column reports the PMI piecewise restrictives, where distinct of 1 variables (i.e., 8) are uniqued to enforce effective segmental sensitivities. For instance, consider parasite resistance 25: has a PB house of 19 Ga, 275 ware cases sensitivity (regarding AC gain) of 41-14 GB, and a PMI piecewise emission of 41-16, 12-16, 12-16, 12-16, 12-16, 13-16,

segments ((0, 475 Ω), (475 Ω , 9.5 Ω), (9.5 Ω , 1425 Ω), (1425 Ω , 190 Ω)) respectively. Moreover, parasities within a matching pair (as one optimization object in our formulation) are foreced to share the same set of 0-1 variables and segmental semilivities to ensure the same selection of an effective segmental semitivity during optimization (e.g., 816 & Ref. e have (8, 81)).

Table 5-3 Selected PB parasitic bounds and PS/PMI sensitivities of AC gain with respect to parasitic resistances for the two-stage opamp.

Res. (Ω)	PB- Bound (Ω)	PS Sensitivity (dB/Ω)	PMI-Piecewise Sensitivities (dB/Ω) (B _i : 0-1 variable)
R3a	4.1	-0.032	-0.009B ₀ -0.022B ₁ -0.032B ₂
R3c	4.1	-0.032	-0.022B ₁ -0.032B ₂
R3b	29.4	-0.068	-0.043B ₃ -0.052B ₄ -0.068B ₅
R2a	24.0	0.031	0.031B ₆
R2b	50.2	-0.001	-0.001B ₂
R2c	19	-0.14	-0.115Bg-0.128Bg-0.132Bgg-0.145Bgg
R2e	112.9	0.001	0.001B ₁₂

Table 5-4 Selected PB parasitic bounds and PS/PMI sensitivities of phase margin with respect to parasitic capacitances for the cascode opamp.

Cap.	PB Bound (fF)	PS Sensitivity (degree/ fF)	PMI-Piecewise Sensitivities (degree/fF) (B _i : 0-1 variable)
CIb	2.7	-0.043	-0.035B ₁ -0.043B ₂
C4b	2.7	-0.043	-0.035B ₁ -0.043B ₂
Clc	2.7	-0.043	-0.038B ₃ -0.043B ₄
C4c	2.7	-0.043	-0.038B ₃ -0.043B ₄
C3b	17.1	-0.008	-0.005B ₅ -0.007B ₈ -0.008B ₇
C3c	17.1	-0.008	-0.005B ₅ -0.007B ₆ -0.008B ₇
C2	8.0	0.0014	$0.003B_s+0.021B_7+0.005B_8+0.$
C6	8.0	0.0014	0.003Bs+0.021By+0.005Bs+0.

After each retargeting, parasities of the target layout were extracted and these values are reported in Table 5-5 and Table 5-6. From these tables, we observe that, most of the extracted parasities by PS are not around their upper bounds where their worst-case sensitivities are calculated whereas all the extracted parasities by PMI fall into their expected segments. For instance, in Table 5-5, PS sensitivity of AC eain to R2c is calculated within a tiny domain of (18.9 \Omega. 19.0 \Omega) around its upper bound, but its extracted parasitic is only 3.43 \Omega, which is far away from its supposed segment where its sensitivity is calculated. On the other hand, its PMI extracted parasitic of 2.07Ω falls into the expected segment of (0 Ω , 4.75 Ω). Similarly, in Table 5-6, the extracted parasitic of a matching pair C2 & C6 reaches 1.1 fF for PS, which is far outside its sensitivitycalculation domain of (7.9 fF, 8.0 fF), but the extracted parasitic from PMI is 2.7 fF that fits the right segment of (2.0 fF, 4.0 fF). It is worth mentioning that, the parasitic bounds generated by using PB method (from handcrafted simulations) may not be equal to their counterpart bounds generated using PMI (using the proposed bisearch algorithm as shown in Figure 4-1). Thus, the extracted parasities for PMI retargeting are not required to be restricted by the PR bounds. For example, the matchine parasitic of R3a & R3c in Table 5-5 achieves an extracted resistance of 6.09 Ω & 6.02 Ω. These two values are both larger than the PB bound of 3.98, but they are less than the PMI bound of $10.8~\Omega$.

Post-leyout simulations were conducted and the simulated performances for distinct methods are summarized in Table 5-7. The target leyouts by PMI have smaller area than those of PB or PS (by 3.7% and 3.6% for the two-stage opamp, as well as 5.6% and 3.1% for the easterde opamp, respectively). By applying piecewise sensitivities in the PMI formulation, performance constraints are correctly enforced in the optimization.

Therefore, better circuit performances were achieved for PMI compared to PB or PS as reported in Table 5-7. For example, PMI obtained a better AC gain of 64 3dR compared to 64.0dB by PS for the two-stage onamp. This improvement is strongly related to the smaller degradation (i.e., product of parasitic value and sensitivity) caused by a smaller extracted parasitic (i.e., 2.07 Ω) of R2c and its smaller effective segmental sensitivity in absolute value (i.e., -0.115 dB/Ω) by PMI, compared to the extracted parasities obtained by PS (i.e., 3.43 Ω and -0.145 dB/Ω). Similarly, phase margin is improved in the cascode onamp due to the accurate extracted parasitic and effective segmental sensitivity of a matching parasitic C2 & C6. As reported in Table 5-7, PMI layouts achieved the best circuit performances with the least layout areas over PB or PS although all three methods can marked the performances above the baseline of specifications. The original and target layouts generated by PMI are depicted in Figure 5-5 for the two-stage onamp and Figure 5-6 for the cascode opamp. In the target layout of Figure 5-5(b), the interconnect wires, especially for the differential pair of nets n3a & n3c, are obviously thinned compared to those in the original layout of Figure 5-5(a). This observation is due to the larger extracted R3a & R3c by PMI (i.e., thinner wires of fixed length have larger resistances) as shown in Table 5-5, as compared to the extracted R3a & R3c by PB. These larger extracted parasities (while still meeting performance goals) provides loosened persoitic requirements for the returneting problem, which in turn widens the solving flexibility of the layout generator.

The execution times (running on a San Blade 100 workstation) of PB/PS/PMI are summarized in Table 5-8 for both layouts. The layout generation times spent by PS and PMI were less than those of PB on both opamps. In particular, the parasitic solving time by PMI is 27%, less than that of PB for the cascode opump, and 9% less for the two-stage opump. For both occursis, PMI performs layout extragining within 3 minuses of CPU leans. With destrial number of orders and pursitis less on the same layout, the PMI enthed is able to significantly reduce the execution time compared to PB method but effectively manage analog retrigeting. Moreover, modest time increases is needed by PMI compared to PS as a tasked-off to its improvement on performance and loyout and the performance of the contract of the performance and loyout and the performance and loyout and the performance are loyout as the performance and loyout and the performance are loyout as the performance and loyout and the performance are loyout as the performance are loyout

Table 5-5 Extracted parasitics from the target two-stage opamp layouts by PB, PS, and PML and related PS/PMI parasitic segments.

Res (Ω)	PB	PS	Sensitivity-Range (PS)	PMI	Sensitivity-Segments (PMI)
R3a	3.98	3.91	(4.0, 4.1)	6.09	(5.4, 10.8)
R3c	3.98	3.91	(4.0, 4.1)	6.02	(5.4, 10.8)
R3b	6.10	3.98	(29.3, 29.4)	6.61	(0.1, 9.8)
R2a	2.78	2.79	(23.9, 24.0)	2.73	(0, 24)
R2b	2.52	2.46	(50.1, 50.2)	2.35	(0, 50.2)
R2c	3.94	3.43	(18.9, 19.0)	2.07	(0, 4.75)
R2e	3.75	3.90	(112.8, 112.9)	3.90	(0, 112.9)

Table 5-6 Extracted parasitics from the target cascode opamp layouts by PB, PS, and PMI, and related PS/PMI parasitic segments.

Cap	PB	PS	Sensitivity-Range (PS)	PMI	Sensitivity-Segments (PMI)
Clb	0.35	0.33	(2.6, 2.7)	0.33	(0, 1.35)
C4b	0.35	0.33	(2.6, 2.7)	0.33	(0, 1.35)
Clc	0.42	0.42	(2.6, 2.7)	0.42	(0, 1.35)
C4c	0.42	0.42	(2.6, 2.7)	0.42	(0, 1.35)
C3b	2.3	2.0	(17.0, 17.1)	2.1	(0, 5.7)
C3c	2.3	2.0	(17.0, 17.1)	2.1	(0, 5.7)
C2	1.9	1.1	(7.9, 8.0)	2.7	(2.0, 4.0)
C6	1.9	1.1	(7.9, 8.0)	2.7	(2.0, 4.0)

For a regular analog design, the circuit star is normally not very big (i.e., dorson of transitions or devices). However, the loyout time may be more than tens of hous if the designers meanily manage the logout relogating to its a small designers thanking manage the logout relogating to its a small contract technology process. Moreover, it is normally difficult to ensure the satisfaction of performance for the retargeting with the full consideration of prainties, which is to automate the layout design. Furthermore, a large-size complicated analog design normally deploys a hierarchical design produge, which divides the entire center to several median-size below and flowers on the layout of each block before integration. Due to the instructive colds of design antenution for small or mellum-size analog blocks, the time efficiency improvement gained from this thesis would be influential to the large-size complicated unlong design.

		Gain (dB)	(MHz)	PM (°)	GM (dB)	Area (µm²
	Specification	60.0	100	90.0	10.0	
Two-	Ideal(no parasities)	64.5	107.3	90.5	16.8	
stage	PB	63.9	105.1	90.5	16.7	3084
opamp	PS	64.0	105.0	90.4	16.7	2920
	PMI	64.3	106.4	90.5	16.7	2815
	Specification	60.0	60.0	60.0	10.0	
Folded-	Ideal(no parasities)	60.7	63.7	61.2	10.4	-
cascode	PB	60.6	63.7	60.3	10.2	2320
opamp	PS	60.6	63.4	60.6	10.4	2262
	PMI	60.6	63.7	61.1	10.4	2190


Table 5-8 Summary of time efficiency for PB/PS/PML

	Two-Stage Opamp			Cascode Opamp		
	PB	PS	PMI	PB	PS	PMI
#Nodes	1050			1103		
#Parasitic Tiles		26			38	
Template Extraction	16.5s	15.5s	16.5s	20.4s	20.4s	20.4s
Parasitic Solving	42.7s	36.1s	40.3s	131.4s	69.3s	99.2s
Layout Generation	69.9s	63.3s	67.5s	212.0s	149.9s	179.8





Figure 5-5 (a) Original and (b) target layouts of the two-stage opamp by PMI.



5.7 Summary

In this chapter, a performance-constrained parallic-waves beyon retrapting algorithm was presented. Different from the conventional sensitivity analysis, we deployed central-difference approximation that uses any simulations for sugmental sensitivity computation. A piecewise sensitivity model was designed to quantify the professional dependence dependenced expendenced in the report to a sensitive parallel with report to a sensitivity. Moreover, mixed-integer performance constraints due to parallicie were included in the formulated MNIND profess rather than through indirect prantitici-level continuits on whee the formulated MNIND profess rather than through indirect prantitic-level continuits where the formulated parallic-wave profess. One experiment results sensitive that the proposed algorithm achieves effective retrapting of undex circuits with smaller legend and as ingulated are tradection of accession time, an emproped to the alternative methods.

However, inductive impacts and wire-coupling capacitances were not involved in the formulation, which involved by degrades in effectiveness for layout relargeting at higher RF frequency. Due to the growing operation frequency, the parasitic inductive and wire-coupling capacitive impacts become more significant in affecting RF circuit performance. Thus, include was of the coupling capacitive parasities must be controlled to avoid malfunction of RF designs if only considering parasitic restinances and wire-substrate expositances otherwise. For this concern, an RF retargeting problem is handled in Chapter 6 considering complex RLF parasities.

6. Layout Retargeting for Radio Frequency Integrated Circuits

Resistive, inductive, and capacitive (i.e., RLC) parasities are all significant for highperformance RI designs. Al lower Requescy, the resistive parasitie is the major contributing factor to be parasitic-induced performance degradation, compared to its expective and inductive contraparts. However, at radio frequency, RI performance becomes very sensitive to inductive and wire-coupling parasities. These parasities the econsistered in parasitio-caware RI Psycologisation/enteragening [3], besides the parasitic resistances and the wire-substrate capacitances that are typically considered in analog optimization. The proposed performance-constrained RF retragiting algorithm has been demonstrated to be effective and efficient for retargeting RF Isyouss with speland performance specifications.

6.1 Introduction

With higher deak frequencies and fante transitor risefull time in modern VLSI circuits, long-rigated wives coloidst transmission line effects (65). Cercotty, inductione to be become more significant for high-speed VLSI circuits because of the following VLSI transh (60): First, development of lower permubility delectrics increases the relative improtates of prastice inductances compand to the off parasitic resistances. Second, longer interconnects are advocated in the modern complex RF layout and homes wine-coupling experiences and interconnect inductances become considerably larger. For instance, the wive-coupling capacitance at radio frequency can be much larger than in wise-substrate construers due to the increasingly done wiring structures. Moreover, the mutual inductance for a pair of wives can be comparable to its self induction, due to the advocated longer and drinner wire tople and the shrusk speaking. The parasitic inductance for an interconnect wire, is the sum of its self and induced mutual inductances. Therefore, interconnect permitties of self inductances, mitted inductances and wive-coupling expectances must be optimized in RF retragering in additions the resistive and wive-dustrate examples. Some advantage and wive-dustrate examples, to some advantage in the fremote processing and without the architecture architecture in terminance.

The rot of the chapter is expansion at follows. Section 6.2 introduces the proposed IEC interconnect model as well as the applicable RLC fermines. Section 6.3 discusses the extraction and calculation of mutual industances. The extraction of vire-coupling capacitances is detailed in Section 6.4. The RF retargeting algorithm is introduced in Section 6.5. The experimental results are reported in Section 6.6 followed by a brief numerar drawn is Section 6.7.

6.2 An RLC Interconnect Model

Inductive components can be excluded from the interconnect representation when circuits operate at lower frequency because the inductive impact on performance is far smaller than its resistive counterpart. However, in the high-frequency domain, parasitic inductances may have composable or even larger impact on circuit performance.

In deep-submicron high-frequency IC designs [39], simple RC interconnect modeling ignoring inductive components can bring errors of up to 30% in the total

propagation delay compared to complete RLC interconnect modeling. Due to the advocated lower-resistance interconnect lines, the reactive component of wire impedance becomes comparable to its resistive counterpart. Moreover, the mutual inductive impacts become larger due to complex wire-coupling structures with longer returns current gaths.

In order to obtain quick coulation of RLC practices without compromising accuracy, a lamped RLC intercontext x-model as shown in Figure 6-11 adopted to incorporate an industric component into the traditional RC x-model. White this model, self industance is computed by layout geometries besides not-based parasitic resistance and experiences [65] [67]. Each circuit not include a set of the G.c., restupples and text and not parasitic in the sum of in tile perasitics. The parasitic resistance, with substant and wive coupling experiences are calculated using layout geometries of a fall on a shown in (6.1) - (6.3) [19], while long-wire self-industriance in calculated with (6.40 [65]. The mutual industance formulae are introduced in Section 6.3.1 since mutual industriance have very complex formulae for different securios.

$$R = \rho_{ik} \times (x_r \cdot x_l) / (y_r \cdot y_l),$$
 (6.

$$C_{xub} = c_v \times (x_r - x_l) \times (y_r - y_l) + c_{xv} \times 2 \times (x_r - x_l),$$
 (6.

$$C_{cosp} = c_c \times (x_r - x_l) / distance$$
, (6.3)

$$L_{mV} = \frac{\mu}{2\pi} [I \times ln(\frac{2I}{w}) + 0.5 + \frac{0.23w}{I}]$$
 (6.4)

where μ is the technology-specific inter-layer material permeability, c_e is coupling capacitance per unit length, and l and w are the length and width of a tile on a layer.

The diskness of a layout the (e.g. 0.33 pm for TSMC19) is ignored as it is far mailer than the length of a tile that causes an approximate induction. The typical which of a small-sized BF Uppose is mostly over 100 pm, and a noticeable induction can arise when the length of a wire is over 10 pm. The thickness of 0.53 pm is only around 1:20 of 100m. Thus, the thickness is not worth handling in our BF retargeting considering its solidabl 100 soliving-efficient.

6.3 Mutual Inductances

6.3.1 Mutual Inductance Calculation

Due to the growing operating frequency, interconnects in high-speed ICs exhibit transmission-line effects, which make the analysical inductance calculation barder. There are three available calculation techniques for on-chip inductances [32]: EM solvers, we mental interconnect solvings, and humod interconnect solving.

The EM solvers [63] apply the numerical solutions of Macwell's equations. This is the most accurate approach to evaluate 3D inductances in multilayer RF layouts. However, these simulations may take days or even weeks to complete, which is unpractical for our RF retargeting, even though they are accurate. Mercover, these simulations require designers' expertise of using specific simulators because detailed process information of the used technology is usually unavailable.

Another approach is to model a natural inductance as a transmission line network and use as distributed parasitic model [19770]. Moral inductance curb excluded assuming a set of segmental inductances. However, due to the complexity of wings coupling institutes, even each segmental inductance has a very complex inductance expression. Thus, these segmental collustions schemes of mutual inductances still significantly appeals the size and complexity of interconnect evaluation, which leads to successfulls who significantly appeals the size and complexity of interconnect evaluation, which leads to successfulls who significantly appeals the size and complexity of interconnect evaluation, which leads to successfulls who significantly appeals the size and complexity of interconnect evaluation, which leads to successfulls who significantly appeals the size and complexity of interconnect evaluation, which leads to successfully appeals to the RF II Prosent recepting problems.

The third approach is to approximate motal inductions in a lamped RLC model with applicable analysical formulae for distinct particular-size securities (16)(57). In (67), In

$$M = \frac{\mu}{2\pi} \left[l \times \ln\left(\frac{2l}{d}\right) - l + d\right], \qquad (6.5)$$

where d is the separation between two wires and l is the wire length.



Figure 6-2 Complex parallel-wire structures with equal unequal length.

However, EF layouts may have considerable partial twire with unequal length, Mercover, as not interconnect can have reveral cascada segments (tiles) in sequence. The mutual inductance for such as oft must be colorated considering all in segments. In cases 2-7 of Figure 6-2, the mutual inductance for ms unequal-length pair is colorated as an auguloration are unasterned to the segment of the mutual inductance for its segments. Each segment is treated as an augulorating place in segmental mutual inductances in segmental mutual inductances in seminal segments. See the segment is unasterned to the segment of the segment of the segment is segmental to the segment in the segment

$$M = \frac{1}{2}[(M_{n+p} + M_{n+q}) - (M_p + M_q)], \qquad (6.6)$$

where $M_{\alpha\gamma\rho}$ refers to the mutual inductance for an equal-length segment $(\alpha\gamma\rho)$, and $M_{\alpha\gamma\rho}$ refers to the mutual inductance for an equal-length segment $(\alpha\gamma\rho)$. By expanding $M_{\alpha\gamma\rho}$, $M_{\alpha\gamma\rho}$, M_{α} and M_{α} using (6.5), the mutual inductance of (6.6) can be represented with tile geometries as shown in (6.7).

$$M2 = \frac{\mu}{4\pi} [(m \times \ln(\frac{4(m+q)(m+p)}{d^2}) + p \times \ln(\frac{m+p}{p}) + q \times \ln(\frac{m+q}{q}) - 2m], \quad (6.7)$$

where ℓ , m, d, p and q are related symmetry parameters as indicated in Figure 6-2. Similarly, the formulae for cases 3-7 can be derived as shown in (6.8) - (6.11).

$$M3 = \frac{\mu}{4\pi} [l \times \ln(\frac{l}{l-m}) + m \times \ln(\frac{4m(l-m)}{d^2}) - 2m + d]$$
(6)

$$M4 = \frac{\mu}{4\pi} [(J-s) \times \ln(\frac{J+m-s}{J-s}) + m \times \ln(\frac{J+m-s}{m-s}) + s \times \ln(\frac{4s(m-s)}{d^2}) - 2s]$$
 (6.9)

$$MS = M7 = \frac{\mu}{4\pi} [(l+s) \times ln(\frac{l+m+s}{l+s}) + m \times ln(\frac{l+m+s}{m+s}) + s \times ln(\frac{s}{m+s})]$$
 (6.10)

$$M6 = \frac{\mu}{4\pi} \left[l \times \ln\left(\frac{l+m}{l}\right) + m \times \ln\left(\frac{l+m}{m}\right) - d' \right] \qquad (6.11)$$

As reported in [65], the worst-case error of the formulae as shown in (6.7)-(6.11) is 3.4% as compared to EM solver solutions. To get a better trade-off between accuracy and efficiency, Marlach calculations were conducted to check whether any multiple cases can be further approximated with a single formula. For different sets of symmetry parameters (e.g., l, m or d), self inductances and mutual inductances for all 7 cases are calculated (i.e., L_{mir} and M1-M7) using the formulae of (6.7)-(6.11), as reported in Table 6-1.

In Table 6-1, $L_{\rm eff}$ refers to the est findentness and MichiP refers to the mutationates of cases 1-7. The self industrates for all the securious are 1022, rise the industrates in calculation for a base view with Gate length $(a_{\rm eff} - b^2)$ and with $(a_{\rm eff} = b^2)$. The parameter parameters of $(a_{\rm eff} = b^2)$ and $a_{\rm eff} = b^2$. The length of $a_{\rm eff} = b^2$ and $a_{\rm eff} = b^2$. The length of $a_{\rm eff} = b^2$ and $a_{\rm eff} = b^2$ and $a_{\rm eff} = b^2$. The length of the inducing wive and the apparation in between these row wives. The N/A is if Table 6-1 industrate that, one industrates fermilate becomes invalid for centain securion. In the last flow of longers, we defined from fluctuation ratios called E1, E2, E2 and 614 that resolution aboves in 617, 1633, prescriptively.

$$E1 = [max(M2, M3, M4) - min(M2, M3, M4)]/L_{eff},$$
 (6.12)

 $E2 = [max(M5, M6, M7) - min(M5, M6, M7)]/L_{mr}$

$$E3 = \max(|M3 - M2|, |M3 - M4|)/L_{eff}, \qquad (6.14)$$

(6.13)

$$E4 = \max(|M6 - M5|, |M6 - M7|)/L_{col}$$
, (6.15)

where $mat(M_1, M_2, M_3)$ and $min(M_2, M_3, M_3)$ refer to the maximum and minimum among M_2 M and M_3 and $mat(M_1, M_3, M_3)$ and $min(M_1, M_3, M_3)$ refer to the maximum and minimum among M_3 , M_3 and M_4 . Thus, Π_3 referrish the functions M_3 . M_3 and M_3 and Π_4 referrish the function among M_3 . M_3 and M_3 , with respect to self inductance L_{arg} . Mereover, Π_3 reflicts the worst-case ratio of the fluctuation between M_3 M_3 and M_3 M_3 M_4 M_4 and M_4 reflicts the worst-case ratio of the fluctuation between M_3 M_3 M_4 M_3 M_4 M_4 M_4 M_4 reflicts the worst-case ratio of the fluctuation between M_3 M_4 M_4 M_4 M_4 M_4 M_4 M_4 reflicts the processing M_4 M_4

Table 6-1 Matlab statistics of mutual inductance calculations.

Geo	met	ries				ducta 102.7			El	E2	E3	E4
1	d	m	M2	М3	M4	M5	M6	M7	≤	≤	≤	≤
		5	8.9	7.7	9.4	2.8	4.7	2.8	256	294	2%	3%
		10	17.7	15.9	N/A	5.6	8.7	5.6	2%	3%	2%	3%
30	5	15	26.2	24.8	19.6	8.6	11.8	8.6	7%	2%	2%	3%
		20	34.1	33.6	29.5	11.8	14.3	11.8	516	3%	196	3%
		25	40.9	41.8	35.1	9.6	16.4	9.6	656	794	196	7%
		5	5.5	6.8	5.1	2.8	2.2	2.8	216	196	2%	150
		10	10.8	11.5	N/A	5.6	6.2	5.6	256	196	156	156
30	10	15	15.8	16.9		8.5	9.3	8.5	416	196	2%	1%
		20	20.2	22.3	17.5	11.8	11.8	11.8	5%	0%	3%	0%
		25	23.6	27.0	20.6	15.5	13.9	15.5	416	2%	416	3%
		5	3.4	7.2	5.5	2.8	N/A	2.8	5%	0%	416	0%
		10	6.7	9.9	N/A	5.6	1.24	5.6	416	5%	416	5%
30	15	15	9.7	13.3	7.7	8.6	4.3	8.6	5%	5%	416	5%
		20		16.7	9.6	11.8	6.8	11.8	796	5%	5%	5%
		25	13.5	19.3	11.7	15.5	8.9	15.5	8%	716	5%	6%
		5	3.0	8.3	N/A	2.8	N/A	2.8	7%	0%	5%	0%
		10	3.8	9.5	N/A	5.6	1.24	5.6	6%	516	6%	4%
30	20	15	5.4	11.5	8.2	8.6	4.3	8.6	6%	516	6%	4%
		20	6.4	13.4	12.6	11.8	6.8	11.8	7%	516	6%	5%
		25	6.3	14.7	16.3	15.5	8.9	15.5	10%	716	7%	7%

In Table 6-1, the dimensions of n and d (i.e., $n \in (0.6, 20)$) and d (i.f., 2.23)) are and because these conditions reflect the geometries of mutual inductances for our entergrating applications. For example, mutual inductances are colorability of the properties are colorability of the properties of the properties of the properties of the first of the to the following reasons: (1) mutual inductances for long-distance and short-length wises are negligible compared to their self-inductance constructs because the magnetic fine linking the wire in such cases is very small; (2) when the distance becomes comparable to wire length, we have to

record to expensive field-solver calculations because no analytical formulae thus far can give reasonable estimation of mutual inductances for such cases; (3) since interconnect wires in analog layouts are mostly long compared to the distance between wires, the considered cases (i.e., with the threshold of $I \ge 2dI$) already cover all appreciable mutual industrances is our analogisations.

For all exemution we down in Table 6+1, El and El are both within 18's when $t \ge 0$ (e.g., t = 5), 0, 15) and within 18's when $t \ge 0$ (e.g., t = 6). More important, El and El are both within 17's for all the searnies. The observations when the the difference among M2, M3 and M4 (with same geometries) is very small compared to self inductions, and so is the difference among M3, M6 and M7. There cause are not worth modified upon the district formulae considering the adults obeing completely, specially for large-sized layout that have hoge number of interconnect wires. Thus, we approximate M2 and M19 \ge MG (e., the simpleten among these three), and approximate M3 and M19 (M6 As shown in Figure 6-2, cases 2 to 4 are approximated by case 3 (as enformed in the figure), and cases 3 to 7 are approximately by case 6. Therefore, mutual inductances for all wring arountees can be estimated by using three ambifulio Elemake of V11, N3 and M6. Thus, geometric parameter of p_1 and s_2 in (s, 7), (s, 9) and (s, 10) can be excluded from mutual inductances expressions, which greatly improves the solving efficiency.

6.3.2 Mutual Inductance Extraction

An appreciable mutual inductance arises when two parallel long wires with current flow are placed within limited horizontal and vertical distance, even if they do not overlap with each other. Different from coupling capacitances that only consider overtapping parts of two wires as discussed in Section 6.4, in theory all geometries of parallel wires are required in the mutual-inductance formulae as shown in (6.7-)(6.11). Moreover, the type of a parallel-wire structure must be determined first to apply a correct formula.

The type of a particle-vier structure is determined by the relative positions of its rowmember views. As shown in Eggar 6-3, a life (either hostendar of vertical) adopting geometric coordinates fire its bottom-belt and top-eight corners within a layout. For example, the coordinates of (u_{0...} y_{0...}) perspectes the bettom-foll corner of Tile, y in Eggar 6-3. These parameters have fired value in an extracted layout templet to represent the layout ageometries for these. These flead values can be used to continue a set of securios of relative positions for parallel wires. As discussed in Section 6.3.1, the type of a wiring structure must be classified into use of fine 7 cases. In order to desert the relative positions of a pair of wises, are of logic conditions are designed as shown in Figure 6-8. It is to be a constant. The contraction of the production of a pair of wise, are of logic conditions are designed as shown in Figure 6-8. It is to be possible since the original layout is expertise-embedded. Thus, the mutual-inductance formulae for all securious (i.e., the relative-position assumptions) can always hold before, within and aller a relative product.



Figure 6-3 The geometric parameters of horizontal and vertical tiles.

In Figure 6-4, each pair of interconnect thes, which is considered in manuli inductance calculation, is classified into a wiring type that corresponds to a unique matural inductance formula. These logic conditions are obsens in the lines of 2.5, 4.6, 5, 10, 12 and 14 followed by their determined wiring types as well as mutual inductance formulas as shown in the lines of 3.5, 7.5, 2.1, 13 and 1.5, respectively. For example, is line 4, the logic condition is $(\omega_a > 2.6, 4.6\omega_a > 3.6, 4.6\omega_a > 3.0)$ (ii) and 1.5 respectively. For example, as line 4, the logic condition is $(\omega_a > 2.6, 4.6\omega_a > 3.6, 4.6\omega_a > 3.0)$ (iii) and 1.5 respectively. For example, as line 4, the logic condition is $(\omega_a > 2.6, 4.6\omega_a > 3.6, 4.6\omega_a > 3.0)$ (iii) and 1.5 respectively. For example, and any part of the first most thin condition should deviously be classified into one 4 and in manula inductance will be approximated using MJ. As a whole, any parallel wiring structure can be classified us one of the 7 cases, and its matual inductance can be calculated using formula MJ. MJ. Or 4.0.

Moreover, note the type of a winny measure in determined, the parameters of P_{ij} and of under p_{ij} p_{ij} p_{ij} than the represented with related the parameters P_{ij} P_{ij} abuses an example of representing these parameters. After verifying the logic conditions an shown in Figure 6-4, this pair of winns is classified to use 4 and the explicit formula: P_{ij} P_{ij}



Figure 6-4 An algorithm for the mutual inductance extraction.




Figure 6-5 An example of geometric extraction for mutual inductance calculation.

6.4 Extraction of Wire-Coupling Capacitances

The wire-coupling operatures Co., at sizes when two partield wires (e.g., interconnect idea) evenlay with each other. As shown in (3.3), coupling operatures between two partield tells is calculated with the enveloping length and the propostional distance. It is to be noted that, an effective wire-coupling operator is only the constagoing part for a pair of wires. A pair of coupling wires can reside on the same layer as shown in Figure 6.6(4) of stall curves as shown in Figure 6.6(4) of stall curves as shown in Figure 6.6(4) of stall curves as shown in Figure 6.6(4). The distance in Figure 6.6(4) of stall curves as shown in Figure 6.6(4). The distance in Figure 6.6(4) of stall curves 4.6(4) can be calculated as:

$$dist = \sqrt{d_{-}ver^{2} + d_{-}hor^{2}}, \qquad (6.14)$$

where $d_{.ver}$ is the vertical distance between layer 1 and layer 2, $d_{.hor}$ is the horizontal distance between $nle\ 1$ and $nle\ 2$, and dist is the effective distance for the coupling capacitance.



Figure 6-6 (a) Intra-layer and (b) inter-layer coupling capacitances.

One parasitic tile may overlap with another tile or other multiple tiles in complex wiring structures. For the extraction of these coupling capacitances, all tiles that overlap with a statering tile within ceruita distance on the detected using an algorithm called overlapploared in alboron in the preado-code of Figure 6-7. For a stating parasitic tile as shown in line 1, all the parasitic tiles that overlap with this stating tile are found for coupling capacitance calculation. This algorithm assumes that the impact of intermediate tiles is ignored in considering a pair of tile that overlap with each other. For example, in Figure 6-8, the existence of nlr₂2 is ignored (i.e., regarding this tile as an empty one) when searching nlr₂4 from nlr₂1, in this example, more than 4 tiles are found to overlap with the 2 units overlabore etc.

This algorithm has a complexity of Ogi²) where a is the total number of pursitie for a layout, desverin, it is not cornect to ignore the impact of internediate tole when searching a coupling wire Moreover, considerable calculation effort is needed due to the excessive number of extracted coupling aspectations by overlaphorarel. As an unitar of fact, the coupling cassistance for a pit is very small whose the metal like are placed in between. These coupling cases are not worth handling in the RLC interconnect evaluation when considering both the correctness and the solving efficiency. Thus, the overlaphorarel is an interior algorithm for the coupling search.

To obtain correct and fast coupling search, the extraction of coupling capacitances is modified to an algorithm of overlap/corrols as illustrated in Figure 6-9. The impact of intermediate titles is taken into account in this algorithm. For any parasitic tile, once an overlap is detected between the base tile and a found tile, the overlapping part is disabled in the next iteration of coupling search. As shown in the liese of 3-6, after the first overlap is detected (i.e., between ile_L and ile_L), a new fake tile called downy. I is defined as the remainder of ile_L I. This downry tile represents the part of the base tile that does not overlap with the found ile_L . The next iteration of searching in their conducted only for the tiles that overlap with downry, I. The process ends when a base tile is consistent coverage.



Figure 6-7 Pseudo-code of overlapSearch1.



Figure 6-8 An example for overlapSearch1



Figure 6-9 Pseudo-code of overlapSearch2

Figure 6-10 shows an example of the coupling searching using overlap-floor(2). In this example, title, I in the base like and title, 2 in the 2 are the tiles that overlap with title, I in First of all, title, 2 shorted as the ascential that overlaps with title, I is, overlapf, in Figure 6-10). However, overlapf shoes not complotely cover all., I. Then the remainder of title, I is defined as a virtual like called shower, I, which is defined as the current base title direct in the 3 and overlapf. Smithing, it do an overlapf are detected as the last title to be found because all., I is now completely covered. With the same wiring structures as Figure 6.8, overlapform/2 from 3 title for coupling expectances compared to over 4 title from 10 title for coupling expectances compared to over 4 title from 10 title for coupling expectances compared to over 4 title from 10 title for the coupling collection.



Figure 6-10 An example for overlapSearch2

The energiationesh has a worst-case complexity of Orgh's where as in the total manuber of parasitic thies of a layout. The complexity is related to O(x+1) if the worstcase number of confuging parasitic line for a bese tile in x, since (x = 3) always holds for a layout. As a whole, the correlaptionesh adminest efficient coupling search by only taking aims account correct coupling capacitances between the filler with no intermediate impacts.

6.5 Retargeting Algorithm Design

In order to ensure the desired RF circuit performance, the performance deviation due to interconnect RLCs must be restricted within a maximum allowed tolerance. Therefore, the RF performance constraints can be represented as:

$$\sum S_{cos} \times R \left(x,y \right) + \sum S_{cob} \times C_{cob} \left(x,y \right) + \sum S_{cosp} \times C_{cosp} \left(x,y \right) + \sum S_{col} \times L(x,y) \leq \Delta W_{cosp} \, . \tag{6.15}$$

where R(x,y), $C_{mn}(x,y)$, $C_{mn}(x,y)$ and L(x,y) refer to geometric expressions of parasitic resistance, wire-unbatted expectations, wire-coupling operations and parasitic inductance, respectively, S_{mn} , S_{mn} , S_{mny} and S_{mny} represent the performance sensitivities with respect to parasitic resistances, wire-unbatted expectances, wire-coupling capacitance and manufact inductances, respectively.

With the RF performance continuits as shown in (6.13), for parasitive-mare RF layout enterprising can be formulated as a two-dimensional MNNLP problem as specified in (6.154)-622), bother beat constraint for design rates and symmetry. In the formulation, geometric expressions of parasitic industrance and vive-coupling experiences are integrated as shown in (6.17) to make the capability of RF I leaves regarding. This formulation is lowed filtering to be shown expected in Section 5.5.2.

Minimize
$$(x_{rr} - x_{tt}) \times (y_{rr} - y_{tt})$$
, (6.16)
Subject to

$$\sum S_{cov} \times R (x, y) + \sum S_{col} \times C_{col}(x, y) + \sum S_{coop} \times C_{coop}(x, y) + \sum S_{col} \times L(x, y) \le \Delta W_{coop}$$
, (6.17)

$$P_{n1}(x, y) = P_{n2}(x, y),$$
 (6.18)

$$\sum_{a=1}^{N_{col}} B_{a} = \sum_{a=1}^{N_{col}} B_{a} = \sum_{a=1}^{N_{col}} B_{a} = 1, B_{a} = \{0,1\}. \tag{6.19}$$

 $B_n(P - P_{nl}) \ge 0$ && $B_n(P - P_{nl}) \le 0$, where g_{nl} , g_{nl} , g_{nl} and g_{nl} represent the boundaries of the entire RF layout.

6.6 Experimental Results

The proposal EV reteigning algorithm is integrated into FFEALL. In this section, we report reteigning results on three making and EV devotes: a two stage Mallir components or applies a solution of the section of the



Figure 6-11 A double-ended LNA.

First, parasitic-aware retargeting was conducted on three analog/RF designs to verify the superior effectiveness and efficiency of overlanSourch? compared to overlanSourch? for wire-counling extraction. Table 6-2 reports the number of extracted wire-counling nairs and parasitic solving times for both algorithms, and Table 6-3 reports the results of post-layout simulations. For example, in Table 6-2, the number of extracted coupling pairs for the LNA is 16 by using overlanSearch1 compared to 8 by using overlanSearch2. Moreover, the parasitic solving time for the two-stage opamp by using overlanSearch1 is 64.0s compared to 40.3s by using overlapSearch2. In Table 6-3, retargeting by using both sloorithms mosts the performance specification for the onamns, but overlanSocrob1 renders the RF retoracting for the LNA infessible while overlanScarch? works. From the above observations, overlanSourch2 produced much fewer extracted wire-coupling pairs (e.e., 50% fewer for the LNA) and significant reduction of parasitic solving time compared to overlapSearch1. In particular, overlapSearch2 realized a 33% reduction of parasitic solving time for the two-stage and easyode onemps, whereas averlan Sourch I even rendered the problem unsolvable for the LNA due to adding wrongly extracted wirecounling caracitances. Therefore, overlanSoarch2 is adopted in the RF returneting flow.

Table 6-2 Number of extracted wire-coupling pairs and parasitic solving times by overlapSearch1 and overlapSearch2.

	Number of E	xtracted Pairs	acted Pairs IPOPT Solving Ti	
	overlapSearch1	overlapSearch2	overlapSearch1	overlapSearch2
Two-Stage	34	24	64.0s	40.3s
Cascode	37	31	137.5s	99.2s
LNA	16	8	unsolvable	126.8s

Table 6-3 Post-layout simulations for overlapSearch1 and overlapSearch2.

		Gain (dB)	BW (MHz)	PM (*)	GM (dB)	Area (µm²
	Specification	60.0	100	90.0	10.0	
Two-stage opamp	overlapSearch1	64.3	103.4	90.5	16.6	2815
opamp	overlapSearch2	64.3	106.4	90.5	16.7	2815
Folded-	Specification	60.0	60.0	60.0	10.0	
cascode	overlapSearch1	60.6	61.7	60.5	10.4	2201
opamp	overlapSearch2	60.6	63.7	61.1	10.4	2190
		S11 (dB)	NoiseFigure (dB)	Gain (dB)	HP3 (dB)	Area (µm²
	Specification	<-15.0	< 2.0	>10.0	>-9.0	
LNA	overlapSearch1		Complete	ly failed		
	overlapSearch2	-20.20	1.08	15.61	-8.76	0.618

The performance sensitivities with respect to wire coupling expectations are regorded in Table 6-4 for the opening. For example, in the second row, the $C\Delta J_c^2$ refers to the coupling expectations between the ents of $a\Delta J_c$ and $a\Delta z_{c,b}$ and the sensitivity of hand-sidd with respect to $C\Delta J_c^2$ is -0.105 MHz/B². To demonstrate the superiories of the proposed layour retrigoring with wire-coupling expectations on considered, a strateging flow called PABCC was straig PABCC considered parallel resistances, wire-substrate expectations and wire-coupling expectations in the retargeting. Layout retrageting was then conducted on the two opening using PABCC as well as PABCC (6.6, e.e) considered presumitive resistances are substrated expectations.

The post-layout simulations for PM-RC and PM-RCC were conducted and the results are reported in Table 6-5. The observation is that, both methods achieve satisfactory circuit performance while PM-RCC obtains a moderate improvement of bandwidth as well as layout area. In periodiar, the achieved bandwidth by PM-RCC is 1070 MBC compared to 106.4 MBc by PM-RCC, and achieved layout area is 2190 µm² by PM-RCC compared to 2201 µm² by PM-RC. Thus, the consideration of wire-coupling capacitances can improve the quality of target layouts even for lower-frequency analog designs.

Table 6-4 Performance sensitivities with respect to wire-coupling capacitances.

120000	_	coup Gain Bandwidth Phase	ace Sensitivities	of.	
Design	Ccoup	Gain	Bandwidth	PhaseMargin	GainMargin
	C2d_2e	0	-0.105	0.003	-0.072
2STAGE	C2c_3c	0	-0.095	0.009	0.045
	C3a_3b	-0.13	0.021	-0.001	-0.091
	Cla_4a	0	0.00216	-0.034	-0.019
CASCODE	C1b_4b	-0.001	0.00216	-0.034	-0.005
	Clc 4c	0	0.00216	-0.034	-0.056

Table 6-5 Post-layout simulations for target layouts by PM-RC/PM-RCC.

		Gain (dB)	BW (MHz)	PM (°)	GM (dB)	Area (µm²
	Spec.	60.0	100	90.0	10.0	-
Two-stage	PM-RC	64.3	106.4	90.5	16.7	2815
opamp	PM-RCC	64.3	107.0	90.5	16.7	2815
Folded-	Spec.	60.0	60.0	60.0	10.0	-
cascode	PM-RC	60.6	63.7	61.1	10.4	2201
opamp	PM-RCC	60.6	63.7	61.1	10.4	2190

Before the EF retargoting on the LNA, performance remitivities and upper bound, for parasitic resistances, wise-coopling capacitances and inductances were generated through simulations. These simulations with variable parasities were conducted using Cadence Ocean Script on the double-ended LNA operating at 5.6 GHz. The Ismpol BLC interconnect model as shown in Figure 6-1 is applied in modeling EF interconnect. RF.

Here, the number of segments for sensitive parasitic industance is determined based on the criterion as shown in Table 6-6, besides the criterion for parasitic resistances and expectances and decisional industrial processive performance sensitivities with respect to parasitic resistances, industances and wire-coupling capacitances are reported in Table 6-7. For example, the industances of a matching parasitic LT3-6.126 have an upper bound of 0.0090 all and a piecewise sensitivity of (2.58)-4.189, dB3-81 with respect to power gains as shown in Table 6-7.

Table 6-6 Criterion of determining the number of segments for parasitic inductances.

$ S_{i,max} $	[0]	N_{seg}
≤1.0	Any	- 1
Any	> 0.5	- 1
[1.0, 10.0]	(0, 0.5]	2
(10.0, 15.0]	[0.3, 0.5]	3
(10.0, 15.0]	(0.1, 0.3)	4
> 15.0	Any	4
Any	(0, 0.1]	- 4

Table 6-7 Performance sensitivities with respect to parasitic inductances, resistances and wire-coupling capacitances for the LNA.

RLC (Ω, nH, fF)	Sens-S11	Sens-NF	Sens-Gain	SensIIP:
L25-L26	-1.1B ₁ +2.14B ₂	-1.5B ₁ -1.8B ₂	2.5B ₁ +4.1B ₂	0.17
L14-L18	-5.0B ₃ -8.1B ₄	-0.021	0.69	-0.14
L15-L19	-0.2	0.009	0.4B ₅ +0.55B ₆	0.12
L23=L24	2.1B ₇ +3.3B ₈	-0.21B ₇ +0.31B ₈	-1.5B ₇ -2.9B ₈	-0.09
R25-R26	0.18	0.13	-0.76B ₁ -0.922B ₂	0.07
R14-R18	0.067	0.031	-0.29	0.024
R15-R19	-0.18	0.11	-0.86B ₅ -1.05B ₅	-0.047
R23=R24	0.31B ₇ +0.57B ₈	0.25	-0.93B ₇ -2.1B ₈	-0.011
C14_18	0.05B ₃ -0.08B ₄	0	0	-0.007
C15_19	-0.02	0.001	0	0.022
C23_24	0.01	0.001	0	-0.005

Then we conducted BT entargating on the LNA using the proposed BT entargating conducted (called D-R&RLC). To demonstrate the reporter effectiveness of RLC retargating compared to traditional retargating (i.e., only considering resistor persistion) for an RT layout, a smiller three called PARA was using: The PARA filled two the PARACC retargating when the resisted permitter inductive and wire enoughing capacitive injustices. Birth enderthing were complete, a compared, the post-dayout simulations were conducted for the target layout generated by TARA and PARACC. The simulated performance are summarized in 18th 64 e. 8.

A key observation of Table 6-7 is that, noise-figure sensitivities with respect to all parasitic resistances are positive (i.e., degrading/increasing the noise figure due to increasing parasitic resistances), whereas some counterparts of inductance sensitivities are segative (i.e., improving/reducing the noise figure due to increasing paramite inductaneous. This actually accounts for the obvious noise figure improvement of $7\Delta E \cos \nu \pi P A \sin \theta_{\rm c}$, $1.06 \times 1.25 \times 1.25 \times 1.26 \times 6.45$. An in large positive constraints on with respect to inductance whereas all the constrayer somitivative with respect to inductance whereas of the constrayer somitivation promise inductance under the object of the

Table 6-8 Post-layout simulations for target LNA layouts by PM-R/PM-RLC.

	(dB)	NoiseFigure (dB)	(dB)	(dB)	(µm²)
Specification	<-15.0	<2.0	>10.0	>-9.0	- 54
PM-R	-20.11	1.82	11.95	-8.76	0.630
PM-RLC	-20.20	1.08	15.61	-8.76	0.618

Execution time is reported in Table 6-9 for RF retargeting using PA-R and PM-RLC. PR-RLC effectively manages the RF retargeting within 6 minutes of CPU time. However, the execution time of PM-RLC is 45% more than that of PM-R due to the added complex inductance and wire-coupling capacitance formulae.

Table 6-9 Time efficiency of the RF retargeting using a very tight error tolerance for IPOPT.

	L	NA (s)
	PM-R	PM-RLC
Template Extraction	146	146
Layout Generation	230	325
Parasitic Solving	36.5	126.8

To reduce the solving time for PM-RLC, an undated threshold of error tolerance for IPOPT must be applied to shrink the execution time of PM-RLC. This threshold defines the solving effort of IPOPT. Table 6-10 reports the realized objective functions and parasitic solving times for different thresholds of error tolerances. The first column lists the thresholds ranging from 1×10.8 to 5×10.6 and the middle two columns record the achieved objective functions by PM-R/PM-RLC. The last two columns report the IPOPT solving times for both methods when applying different thresholds. In our RF retargeting, the layout area is designed as the objective function and this function should be minimized by IPOPT in an optimization process. It is worth mentioning that, optimal solutions can be found by IPOPT only when the error tolerance is reduced below its threshold. As shown in Table 6-10, the best objective function and longest execution time are caused by using a very tight threshold of 1×10 th, while worse objective functions and shorter execution times are caused by using loosened thresholds. To reduce the parasitic solving time of PM-RLC without compromising the quality of solutions, a trade-off threshold of 1×10° was adopted for the RF retargeting. As shown in Table 6-10, very similar objective function is achieved using a threshold of 1×10⁻⁶ compared to 1×10⁻⁸, but

the execution time by using the trade-off threshold is two times less than that of the tight threshold. By using the tradeoff threshold, the execution time of PM-RLC retargeting as greatly reduced without sacrificing the quality of layout solutions.

The updated time efficiency is reported in Table 6-11, where no appreciable time increase can be found for PM-RLC compared to PM-R. With similar execution time, PM-RLC achieves improved RF performance and reduced layout area for the LNA.

Table 6-10 Time efficiency of the RF retargeting using different thresholds of error tolerance for IPOPT.

IPOPT	Objectiv	e Function		ng Time
Tolerance	PM-R	PM-RLC	PM-R	PM-RL0
1×10 ⁻⁸	22984937	22984937	36.5	126.8
5×10 ⁻⁸	22984937	22984938	36.1	109.5
1×10 ⁻⁷	22984937	22984938	35.7	63.7
5×10 ⁻⁷	22984937	22984938	34.4	35.3
1×10 ⁻⁶	22984937	22984938	31.5	33.2
5×10 ⁻⁶	22993174	23132806	13.1	21.5

Table 6-11 Time efficiency of the RF retargeting after applying a loosened error tolerance for IPOPT.

IPOPT Tolerance	1.2	NA (s)
= 1×10 ⁻⁶	PM-R	PM-RLC
Template Extraction	146	146
Layout Generation	227	231
Parasitic Solving	31.5	33.2




Figure 6-12 (a) Original and (b) target layouts of the LNA by PM-RLC.

6.7 Summary

In this chapter, a performance-constrained possition-wave EV Inpose recognition algorithm was presented. Different from previous methods, parallel industries and wire-coupling operatures were incorporated into the possition-wave relaxating formulation, which models as EV capability of the proposed approach. The experimental results show the proposed algorithm achieves effective retargeting of EV Inposes, which achieves speaded performance specifications as well as smaller layout area compared to incharacture.

7. Conclusions and Future Work

7.1 Conclusions

Recently, analog designers still hove to spend disproportionate time and effort in conducting handcrafted analog layout design, due to insufficient support from valued and analog layout design, as a teclous and enter-proce layout process in order to ensure a good trateoff among design apports, such as layout area minimization, performance optimization, noise reduction, power minimization, performance optimization, noise reduction, power minimization, performance degradation challenges the automation of analog RF layout design. Several current attempts for analog RF layout nationation full into the general patterns: macrocell-based physical synthesis and template based layout compaction.

An ingroved template-based analogiEF layout automation algorithm was presented in this distortation for parasitic-aware process nigration and/or performance update [7]

[8]. The proposed performance-contrinition citrageting flow was integrated into an automated layout tool called IPRAL [6]. The implemented IPRAL efficiently conducted in the properties of the process migration and/or performance retargeting on several analogiEF layout feed had been contained for extending genometries). The layout retargeting was successfully managed within 3 minutes for the analog designs (i.e., both operational amplifiers) and 6 minutes for the RF design (i.e., the double-ended LNAL).

Various introutive techniques were proposed for analogie Bysog anomaton, including pricessive sensitivity computation, mutal industance modeling and extraction, countries of the contractive sensitive sensitive retargeting femiliation using instead-integer nonlinear programming. Moreover, to make the proposed methodology cupilst of relatinging & retargeting, a lamped RLC interconnect whose disposed and accurate paramite countries was selected by interpretation of the contractive of the contractive sensitivity of the contractive of the contr

Processis sensitivities are more accorate compared to single numeric performance sensitivities. For sensitive next, the sensitivities are large and may vary significantly along with changing parasities, Uniteg single sensitivities, the generated parasitic solutions are usually contaile of the domains where these single sensitivities are calculated. In the processive formulation, different segments of a parasitic are always matched with their segmental performance sensitivities so that the optimized parasitic solutions always full into their applicable segments. To emere a good trade-off between accuracy and efficiency, the number of segments in determined according to the proposed efficiency told to the procession models are them used no contract direct performance committation.

Performance contraints are modeled as the performance deviations due to all interconner resistances, self and mutual inductances, wire-substrate capacitances, and wire-coupling capacitance. The parasitic expressions are limited by their piecewise sensitivities (i.e., their contributions to performance) in the performance constraints. By incorporating all RIC-interconnect impacts into the performance constraints, and incorporating all RIC-interconnect impacts into the performance constraints, the performance constraints. correlation and cancellation among all parasities are achieved in a global optimization towards satisfactory performance of target layouts.

The capitity of R'A-leyout entergating is another important contribution of the distraction [5]. A humped RLC intercences model is designed to incorporate inductive impacts into the performance optimization bender restrict-to-quartice impacts. An equation of self inductance for that model is represented with its related geometric complex wiring structures are analyzed and then simplified white still accounte equations are applied in the intercencest calculations. Moreover, wire compiles appealments are any included for RE Presidenties solved by because very active in afficient quictum performance at radio frequency. By applying the RLC intercencest model as well as a set of RLC equations into the proposal unday formulation, as BF restageting formulation was controlled and executionly solved.

Morovev, mixed integer nonlinear programming was applied as an effective solving technique for entircing lupic conditions within the retargating formulation. It is indifficient to solve the complete contraints at which usually contains a very small portion of MNLP performance constraints (i.e., the number of these constraints is stuntly) just the number of performance goals). Thus, a two-plasse solving solvense was applied in the Ispout generation process and its efficacy is demonstrated in our experiments. By using this scheme, the 4-parameter symmetry intuching constraints as well as performance constraints are solved in a separent MNLP-only optimization phase. And the complete constraint set can be solved in the second LP-only phase. Traditional analogific I troot design methods typically requires todous intentions of simulations and handershife re-designs to most updated performance specifications and/or updated process technologies. As an improvement, the permitti-course performance-constrained recognition models, prosposal in this distortation, considerably improves the efficiency and effectiveness of analogific I proper administra. As a whole, the IPEAL updated with the proposed template-based methodology confident unalogific designers to generate high performance minimum-area layouts within minutes of CPUtine.

7.2 Future Work

IPAGA, with the proposed algorithm is conceptual, handless satisfyll recognizing the bailing-looks (larges such as malitisage speciation amplifiers, All fatter work, further development to IPAGI, can be conducted lowards retargeting larger layous including hierarchically organized multiple bailing shocks. For larger stand untaggler layous, the extraction froyste template would be beyond solving with handless of those unstaggler and the layout subring with handless of those and of constraints are more challenging. The proposed algorithms can be extracted to handless multi-looks (apout if literarchical decomposition algorithms on the extraction to measurisms of temploing or available.

Figure 7-1 shows an example multi-block layout with hierarchical structures. A multi-block layout is first analyzed and decomposed into building blocks (i.e., functional units). For example, the layout in Figure 7-1 is decomposed into 4 building blocks. The performance specification for the layout can then be translated into the performance requirements for each building block. As shown in Figure 7-1, the building blocks of blocks, block2, block2 and block have find row apportionation of peel; speed, speed and speek, requestive. For each building block the implemented PERA's intention of the peel of the disdistrictation can conduct automatic retargeting to generate a target building block. With all the target building blocks, a tempel-to-law perasities-owner rehald can be conducted to connect all the traver building blocks as from peel to the rest to some




Figure 7-1 Prospect IPRIAL retargeting flow for multi-block layouts.

Morrover, customized solving schemes can be developed to solve larger-sized layout formulation, e.g., using the C++ interfaces of IPOPT or other standard nonlinear solvers. The configuration of thresholds is very important for the process of IPOPT solving. For example, coding can be conducted to internet with IPOPT through a C++ interface to achieve dynamic control of the solving process.

8. References

- M. D. M. Hershenson, S. P. Boyd and T. H. Lee, "Optimal design of a CMOS opampvia geometric programming," *IEEE Trans. Computer-Aided-Design*, vol. 20, pp. 1-21, Jan. 2001.
- [2] M. J. Krasnicki, R. Phelps, J. R. Hellums, M. McClung, R. A. Rotenbur and L. R. Carloy, "ASF: A practical simulation-based methodology for the synthesis of contom analog circuits," Proc. IEEE/ACM International Conference on Computer-kided-Design, pp. 350-357, Nov. 2001.
- [3] Arsyn User's Manual, Orora Design Technologies Inc., 2003.
- [4] N. Jangknjarng, S. Bhattacharya, R. Hartono, and C. Shi, "IPRAIL—Intellectual property reuse-based analog IC layout automation," *Integration. VLSI J.*, vol. 36, no. 4, pp. 237–262, Nov. 2003.
 - [5] Zheng Liu and Lihong Zhang, "Performance-constrained template-driven retargeting for analog and RF layouts," in Proc. IEEE/ACM Great Lakes Symposium on VLSI (GLSVLSD, pp. 429-434, 2010.
- [6] Zheng Liu and Lihong Zhang, "A performance-constrained template-based layout retargeting algorithm for analog integrated circuits," in Proc. Asia and South Pacific Design Automation Conference (ASPDAC), pp. 293 - 298, 2010.
- [7] Zheng Liu and Lihong Zhang, "Performance-constrained parasitic-aware retargeting and optimization of analog layouts," Proceedings of IEEE Canadian Conference on

- Electrical and Computer Engineering (CCECE), St. John's, Newfoundland, May 2009.
- [8] Zheng Liu and Lihong Zhang, "Optimization of Parasitic Constraints for Analog Integrated Circuits," Proceedings of Newfoundland Electrical and Computer Engineering Conference (NECEC), St. John's, Newfoundland, Nov. 2008.
- [9] L. Zhang, N. Jangkrajiarng, S. Bhattacharya, and C. Shi, "Parasitic-ware optimization and retargeting of analog layouts: a symbolic-template approach," *IEEE Trans. Comput. Aided Design Integr. Circuits* 75st, vol. 27, no. 5, pp. 791–829, May. 2008. 1101 ISPICE B: User Guide, Symonous, Nov. 2005.
- [11] HSPICERF ® User Guide, Synopsys, June 2006.
- [12] DesignWare® Analog IP Quick Reference Guide, Synopsys, Sept 2010.
- [13] IC Station Layout Suite Data Sheet, Mentor Graphics Inc, 2009.
- [14] Laker-Custom Layout System Reference Guide, SpringSoft Inc, 2008.
- [15] NeoCell® User's Guide, Version 3.3, 2003.
- [16] NeoCircuit® User's Guide, Version 3.4, 2007.
- [17] H. Y. Koh, C. H. Squin, and P. R. Gray, "OPASYN: A compiler for CMOS operational amplifiers," *IEEE Trans. Computer-Aided Design*, vol. 9, pp. 113-126, Feb. 1990.
- [18] R. Harjani, R. A. Rutenbar, and L. R. Carley, "OASYS. A framework for analog circuit synthesis," *IEEE Trans. Computer-Aided Design*, vol. 8, pp. 1247-1266, Feb. 1089.

- [19] H. Yaghutiel, A. Sangiovanni-Vincentelli, and P. R. Gray, "A methodology for automated layout of switched-capacitor filters," in Proc. IEEE ICCAD, pp. 444–447, 1986.
- [20] G. Jusuf, P. R. Gray, and A. Sangiovanni-Vincentelli, "CADICS-Cyclic analog-todigital converter synthesis," in Proc. IEEE ICCAD, pp. 286-289, Nov. 1990.
- [21] J. D. Conway and G. Schrooten, "An automatic layout generator for analog circuits," in Proc. Euro. Dev. Autom. Conf., pp. 513–519, 1992.
- [22] V. Meyer zu Bexten, "ALSYN: Flexible rule-based layout synthesis for analog IC's," IEEE J. Solid-State Circuits, vol. 28, no. 3, pp. 261–268, Mar. 1993.
- [23] J. Rijmenants, J. B. Litsios, T. R. Schwarz, and M. G. R. Degrauwe, "ILAC: An automated layout tool for analog CMOS circuits," *IEEE J. Solid-State Circuits*, vol. 24, no. 4, pp. 417–425, Apr. 1989.
- [24] E. Malavasi, E. Charbon, E. Felt, and A. Sangiovanni-Vincentelli, "Automation of IC layout with analog constraints," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 15, no. 8, pp. 923–942, Aug. 1996.
- [25] M. Cohn, D. J. Gurrod, R. A. Rutenbar, and L. R. Carley, "KOAN/ANAGRAM II: New sools for device-level analog placement and routing," *IEEE J. Solid-State Circuits*, vol. 26, pp. 330-342, Mar. 1991.
- [26] K. Lampaert, G. Gielen, and W. Sansen, Analog Layour Generation for Performance and Manufacturability, Boston: Kluwer Academic Publishers, 1999.
 - [27] L. Zhang, U. Kleine, and Y. Jiang, "An automated design tool for analog layouts," IEEE Trans. on Very Large Scale Integration Systems, vol. 14, pp. 881-894, Aug. 2006.

- [28] M. J. M. Pelgrom, A. C. J. Duinmaijer and A. P. G. Welbers, "Matching Properties of MOS Transistors," *IEEE Journal of Solid State Circuits*, vol. 24, pp. 1433-1440, October 1989.
- [29] A. Hastings, The Art of Analog Layout, Prentice Hall Incorporate, 2001.
- [30] R. Castro-López, O. Guerra, E. Roca, and F. V. Fernández, "An Integrated Layout-Synthesis Approach for Analog ICs," *IEEE Trans. Computer-Added-Design*, vol. 27, pp. 1179-1189, July. 2008.
- [31] E. Yilmaz and G. Dündar, "Analog Layout Generator for CMOS Circuits," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 28, no. 1, pp. 32–44, Jan. 2009.
 - [32] D.J. Allstot, K. Choi and J. Park, Parasitic-aware Optimization of CMOS RF Circuits. Boston: Kluwer Academic Publishers, 2003.
 - [33] Awwad F. R., Lammoshi T., Nekili M., "Importance of on-chip inductance in designing RLC VLSI interconnects," in Microelectronics, Microelectronics, the 14th International Conference (ICM), 2002.
 - [34] M. Comi, P. Crippu, S. Oriconi, and C. Turchniti, "Layoue-based statistical modeling for the prediction of the matching properties of MOS transistors," *IEEE Trans. Circuits and Systems I: Fundamental Theory and Applications*, vol. 49, pp. 680-685, May 2002.
- [35] B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw Hill, 2001.
- [36] Shah. S and Nunez. A, "Pre-layout parasitic estimation in interconnects," Proc. 48th Midwest Symposium on Circuits and Systems, (MBSCAS), vol. 2, pp. 1442-1445, 2005.

- [37] Sanga. S. and Yamau. S, "Post-layout parasitic verification methodology for mixedsignal designs using fast-SPICE simulators," Proc. 4th IEEE Dallas Circuits and Systems Workshop on System-on-Chin (DCAS), no. 211-214, 2005.
- [38] J. Lienig, G. Jerke and T. Adler, "Electro-migration avoidance in analog circuits: Two methods for current driven routing," Proc. Asia and South Pacific Design Automation Conference, pp. 372-378, Jun. 2002.
- [39] M. Albina and G. Hackl, "Layout Parasitic Interconnections Effects on High Frequency Circuits," Proc. 6th IEEE Dallas Circuits and Systems Workshop on System-on-Chip (DCAS), pp. 1-4, 2007.
- [40] P. G. Drennan and C. McAndrew, "Understanding MOSFET mismatch for analog design," *IEEE J. Solid-State Circuits*, vol. 38, no. 3, pp. 450–456, Mar. 2003.
- [41] S. Bhattacharya, N. Jangkrajamg, R. Hartono, and C. Shi, "Hierarchical extraction and verification of symmetry constraints for analog layout automation," Proc. Acia and South Pacific Design Automation Conference (ASPDAC), pp. 400 - 405, 2004.
 [42] S. Bhattacharya, N. Janukrajama, and C. Shi, "Multilevel Symmetry-Constraint
- generation for Retargeting Large Analog Layouts," *IEEE Transactions on Computer- Aided Design of Integrated Circuits and System*, vol. 25, no. 6, pp. 945-960, May.

 2006.
- [43] Y. Tam, E. Young and C. Chu, "Analog Placement with Symmetry and Other Placement Constraints," in Proc. IEEE ICCAD, pp. 349-354, Nov. 2006.
 - [44] R. Castro-Lopez, F. V. Fernandez, F. Medeiro, and A. Rodriguez-Vazquez, "Generation of technology-independent retargetable analog blocks," *International*

- Journal of Analog Integrated Circuits and Signal Processing, vol. 33, pp. 157-170, Dec. 2002.
- [45] S. Bhattacharya, "Template-Driven Parasitic-Aware Optimization of Analog/RF IC Layouts." PhD dissertation. University of Washington, 2005.
- [46] S. Rubin, Computer Aids for VLSI Design, Appendix B, Addison-Wesley, 1987.
- [47] S. Bhattacharya, N. Jangkrajarng, R. Harteno and C.-J. R. Shi, "Correct-by-construction layout-centric retargeting of large analog designs," Proc. IEEE/ACM Design Automation Conf., pp. 139-144, Jun. 2004.
- [48] K.-W. Chiang, "Resistance extraction and resistance calculation in GOALIE2," Proc. IEEE/ACM Design Automation Conf., pp. 682-685, Jun. 1989.
 [49] A. Wachter and L. T. Bisolor. "On the innetwortation of an interior point filter line-
- search algorithm for large-scale nonlinear programming," Math Program, vol. 106, no. 1, pp. 25–57, Apr. 2005.
 [50] Cadence Analog Dosign Environment User Guide, Product Version 5.0, CADENCE,
- April 2004.

 [51] Virtuous Sesetre Circuit Simulator User Guide. Product Version 7.0.1. June 2008.
- [52] U. Choudhury, "Sensitivity Computation in SPICE3," Masters Dissertation, U.C. Berkeley, Dec. 1988.
- [53] OCEAN Reference. Product Version 5.1.4.1. June 2004.
- [54] The MOSEK Optimization Tools Manual, version 5.0, MOSEK, 2008.
- [55] LINGO User's Guide, version 9.0, LINDO Systems Inc, 2008.

- [56] U. Choudhury and A. Sangiovanni-Vincentelli, "Use of performance sensitivities in routing analog circuits," Proc. IEEE Int. Symp. Circuits and Systems, pp. 348-351, May 1990.
- [57] U. Chouduy, A. Sangiovanni Vincentelli, "Automatic Generation of Parasitic Constraints for Performance Constrained Physical Design of Analog Circuits," *IEEE Trans. on CAD of Integrated Circ. and Syst.*, vol.12, pp.208-224, Feb. 1993.
- [58] U. Choudhury and A. Sangiovanni-Vicentelli, "Constraint Generation for Routing Analog Circuits," 27th ACM/IEEE Design Automation Conference, pp. 561-566, 1990.
- [59] T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSFs," *IEEE Trans. Electron Device*, vol. 40, pp. 118-124, Jan. 1993.
- [60] R. Okuda, T. Sato, H. Onodera, and K. Tamaru, "An efficient algorithm for layout compaction problem with symmetry constraints," *Proc. IEEE/ACM ICCAD*, pp.148– 151, Nov. 1989.
- [61] Alpert, C.J., Devgan, A., and Kashyap, C.V. "RC Delay Metrics for Performance Optimization," *IEEE Transactions on Computer-Aided Design of Integrated Circuits* and System, vol. 20, no. 5, pp. 571–582, May. 2001.
- [62] Ogata, M and Nishi. T, "Simple approximation models for coupled RC lines with application to delay and crosstalk estimation," Proc. 47th Midwest Symposium on Circuits and Systems, (MHSCAS), vol. 1, pp. 1409-1412, 2004.
- [63] I. Akrotirianakis, I. Maros, and B. Rustem. "An outer approximation based branchand-cut algorithm for convex 0-1 MINLP problems," Optimization Methods and Software, 16:21–47, 2001.

- [64] R. Stubbs and S. Mehrohtra. "Generating convex polynomial inequalities for mixed 0.1 recograms." Journal of Global Optimization, 24:311–332, 2002.
- [65] X. Qi, G. Wang, Z. Yu, and R. W. Dutton, "On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation," in Proc. IEEE Custom Integrated Circuits Conference, May 2000.
- [66] L. T. Pillage. "Coping with RLC interconnects design headaches," Proc. IEEE/ACM International Conference on Computer-sided Design, pp. 246-253, September 1995.
- [67] Atsushi Kurokawa, Takashi Sato and Hiroo Masuda, "Approximate formulae approach for efficient inductance extraction," Proc. of the conference on Asia South Pacific Design Automation, pp.143-148, 2003.
- [68] M. Kamon, M. J. Tsuk, and J. White, "FASTHENRY: a multiple-accelerated 3D inductance extraction program," *IEEE Trans Microwave Theory Tech.*, vol. 42, pp.1750-1758, 1994.
- [69] Banerjoe, K and Mehrotra, A, "Analysis of on-chip inductance effects for distributed RLC interconnects," *IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems*, vol. 21, no. 8, pp. 904–915, 2002.
- [70] Roy. S and Dounavis. A, "Closed-Form Delay and Crosstalk Models for On-Chip Interconnects Using a Matrix Rational Approximation," *IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems*, vol. 28, no. 10, pp. 1481–1492, 2009.

Appendix I Tutorial of IPRAIL Layout Retargeting

This appendix is a layout retargeting tuterial using IPRAIL software package implemented with the proposed MINLP retargeting algorithm. The two-stage opump as shown in Figure 4-4 is chosen as the example layout design. This layout originally design in a TSMC 0.18um process to meet undealed nor formance seccifications.

Step 1: Login jaguar.cs.mun.ca.

Step 2: Launch IPRAIL GUI: >/edam &/
The IPRAIL GUI appears as below:

Step 3: Load the technology, layer map, initial and target design rules. The snapshot

of these menu options is shown as below:



These loaded input files can be found as:

TechFile: -/iprail/bin/demo_input/MCNC.tch

LayerMap: -/iprail/bin/demo_input/LayerMapTSMC

InitDesignRule: ~/iprail/bin/demo_input/UWzsmc25.tech TurgetDesignRule: ~/iprail/bin/demo_input/UWzsmc18_updated.tech

Note: Please make sure the files are loaded correctly by checking the command line

Step 4: Load the original layout design.

Load->Layout (CIF): -//prail/bin/demo_input/2stage.cif.



Step 5: Load piecewise performance sensitivities and maximum allowed performance deviations.

Extract->Parasitics->Read Parasitic Info:

-/invail/bin/domo_input/2stage_minln.info.



Note: This .info file is textual which specifies the performance sensitivities and maximum allowed performance deviations.

Extract->Parasitics->ExtAccToTxtFile

Here, the command line terminal displays the loaded performance deviations and



Step 6: Load the updated symmetry requirements and new size requirements.

364	(M	Tield:	(dails		etry Bects	En:	Select		Billiote	Seds	o Load
_	-	_	_		ip P	_	_		- Percent	- Laure	7
-	-	_	_	_	Sa Section	_	_	_	1 100	1001	1
		-			Sp. Pertial				_	÷	÷

Symmetry->Load_Sym_Textual
-/izeail/bin/demo_input/2stage.xym

Resize->Load Size Textual

-/prail/bin/demo_input/2stage.size

STEP 7: Conduct Retargeting.

Resize->Resize(par_twodim)->MINLP_SENS



The retargeting might take seconds up to minutes depending on the server speed and input complexity. The retargeting is finished when the command line terminal shows a success as shown below:

Surredwald U.F is down successfully in 964 iterations.
Storing law debatricities down to confirm to caller
Storing law debatricities down to return to caller

Systematical and the state of t

Completed resizing/ Check the output file at sq.out.cif Check the report file at sq.out.report

Step 7: Review properties of target layouts, retargeting time statistics as well as IPOPT solving information. The information includes extracted parasities from target layouts, IPOPT solutions of target layout geometries. IPOPT input scripts and IPOPT which targets the contract of the contract of

The target CIF layout is generated in a CIF file:

-/iprail/bin/resize report/sq out.cif.

Loading this file into IPRAIL, the target 2stage layout appears as below:



You can check the time statistics in:-/iprail/bin/resize_report/timestamp.txt as:

```
Continued to the Contin
```

Check the extracted parasitic resistance/capacitance/inductance in:

~/iprail/bin/resize_report/parExtrRpt.tst as:

```
- Mann
> more parExtript,txt
*** Report of extracted parasitics ***
 Net 3 has 2 tiles.
Tile 655 DF R
 Tipe too GP 0 ( 1450, 2144) ( 1890, 2176) ( 1766) Ferentic-Tile Resistance 1,57700, Perentic-Tile Capacitance 5,50050e-26
   Paraultic-Tile Inductance: 5,875te-05
 Tile ESS OW V
( 1800, 1900) ( 1450, 2570)
Parasitio-Tile Resistance 1.05000, Parasitio-Tile Capacitance 2,485426-15.
   Parantic-Tile Industance: 2,50075e-05
```

1900) (1400), 1909) Netsolit Resistance: 0,029000, Netsolit Caracitance: 9,093000e-03 Millerin Resistance (2,00000, NFT Capacitance (2,000000=0) MfT Resistance (2,00000, NFT Capacitance (2,000000=0) Farasitio-Net Resistance (2,70000 oher, Parasitio-Net Capacitance (8,67000=0) F Farautic-flet Inductance in eft 0,000066 Tile EMS CMF V

(21200, 21200) (21700, 29000)

Netsplit 531 DF V (19600,

These extracted net parasities from the target layout can be further used to perform

post-layout simulations. Moreover, you can also check the solver input script, the solution file, and the solving process log by access the following textual files:

> ~/iprail/bin/COIN optimization/TD par.SIF ~/ipratl/bin/COIN_optimization/TD_par.SIF.rpt ~/iprail/bin/COIN optimization/ COIN.log

Appendix II List of Author's Publications

- Zheng Liu and Libong Zhang, "Performance-constrained template-driven retargeting for analog and RF layouts," in Proc. IEEE/ACM Great Lakes Symposium on VISI GUSVESI. pp. 429-434, 2010.
- [2] Zheng Liu and Libong Zhang, "A performance-constrained template-based layout retargeting algorithm for analog integrated circuits," in Proc. Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 293 - 298, 2010.
- [3] Zheng Liu and Lihong Zhang, "Performance-constrained parasitic-aware retargeting and optimization of analog layouts," Proceedings of IEEE Canadian Conference on Electrical and Computer Engineering (CCECE), St. John's, Newfoundland, May 2009.
- [4] Zheng Liu and Lihong Zhang, "Optimization of Parasitic Constraints for Analog Integrated Circuits," Proceedings of Newfoundland Electrical and Computer Engineering Conference (NECEC), St. John's, Newfoundland, Nov. 2008.
- [5] Lihong Zhang and Zheng Liu, "Directly performance-constrained template-based layout retargeting and optimization for analog integrated circuits," Integration – The FLSI Journal, pp. 18-31, Oct. 2010.







